



Ultra-low-power Arm® Cortex®-M0+ 32-bit MCU, up to 64-Kbyte flash memory, 12-Kbyte SRAM





LQFP64







Product summary									
STM32U031x4	STM32U031F4, STM32U031K4								
STM32U031x6	STM32U031F6, STM32U031K6, STM32U031C6, STM32U031R6, STM32U031G6								
STM32U031x8	STM32U031F8, STM32U031K8, STM32U031C8, STM32U031R8								

STM32U031G8



Features

Includes ST state-of-the-art patented technology.

Ultra-low-power features (ultra-low-power devices)

- 1.71 V to 3.6 V power supply
- -40 °C to 85/125 °C temperature range
- VBAT mode: 130 nA (with RTC and 9 x 32-bit backup registers)
- Shutdown mode (4 wake-up pins): 16 nA
- Standby mode (4 wake-up pins): 160 nA with RTC, 30 nA without RTC
- Stop 2 mode: 630 nA with RTC, 515 nA without RTC
- Run mode (LDO mode): 52 µA/MHz
- Batch acquisition mode (BAM)
- 4 μs wake-up from Stop mode
- Brownout reset (BOR)

Core

32-bit Arm® Cortex®-M0+ CPU, frequency up to 56 MHz

ART Accelerator

1-Kbyte instruction cache allowing 0-wait-state execution from flash memory

Benchmarks

- 1.13 DMIPS/MHz (Drystone 2.1)
- 134 CoreMark® (2.4 CoreMark/MHz at 56 MHz)
- 430 ULPMark[™]-CP
- 167 ULPMark[™]-PP
- 20.3 ULPMark[™]-CM

Memories

- Up to 64-Kbyte single bank flash memory, proprietary code readout protection
- 12-Kbyte SRAM with hardware parity check

Rich analog peripherals (independent supply)

- 1x 12-bit ADC (0.4 µs conversion time), up to 16-bit with hardware
- 1x 12-bit DAC output channel, low-power sample and hold
- 1x general-purpose operational amplifier with built-in PGA (variable gain up to 16)
- 1x ultra-low-power comparator

General-purpose inputs/outputs

Up to 53 fast I/Os, most of them 5 V-tolerant



16 communication interfaces

- 6x USARTs/LPUARTs (SPI, ISO 7816, LIN, IrDA, modem)
- 3x I2C interfaces supporting Fast-mode and Fast-mode Plus (up to 1 Mbit/s)
- 2x SPIs, plus 4x USARTs in SPI mode
- IRTIM (Infrared interface)

Security

- Customer code protection
- Robust read out protection (RDP): 3 protection level states and password-based regression (128-bit PSWD)
- Hardware protection feature (HDP)
- Secure boot
- True random number generation, candidate for NIST SP 800-90B certification
- Candidate for Arm[®] PSA level 1 and SESIP level 3 certifications
- 5 passive anti-tamper pins
- 96-bit unique ID

Clock management

- 4 to 48 MHz crystal oscillator
- 32 kHz crystal oscillator for RTC (LSE)
- Internal 16 MHz factory-trimmed RC (±1%)
- Internal low-power 32 kHz RC (±5%)
- Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25 % accuracy)
- PLL for system clock, ADC

9 timers, RTC, and 2 watchdogs

- 1x 16-bit advanced motor-control, 1x 32-bit and 3x 16-bit general purpose, 2x 16-bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
- RTC with hardware calendar, alarms and calibration

CRC calculation unit

Up to 18 capacitive sensing channels

Supporting touchkey, linear and rotary touch sensors

7-channel DMA controller

Flexible mapping (DMAMUX)

Debug

Development support: serial wire debug (SWD)

All packages are ECOPACK2 compliant.

DS14581 - Rev 2 page 2/134



1 Introduction

This document provides information on STM32U031x4/6/8 devices, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging and ordering information.

It must be read in conjunction with the STM32U031x4/6/8 reference manual (RM0503).

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32U031x4/6/8 errata sheet (ES0603).

For information on the Arm[®] Cortex[®]-M0+ core, refer to the Cortex-M0+ Technical Reference Manual, available from the www.arm.com website.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

DS14581 - Rev 2 page 3/134



2 Description

The STM32U031x4/6/8 devices are ultra-low-power microcontrollers based on the high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at a frequency of up to 56 MHz.

The STM32U031x4/6/8 devices embed high-speed memories (up to 64-Kbyte flash memory and 12-Kbyte SRAM with hardware parity check), and an extensive range of enhanced I/Os and peripherals connected to APB and AHB buses, and a 32-bit multi-AHB bus matrix.

They also embed protection mechanisms for embedded flash memory and SRAM, such as readout protection and write protection.

The STM32U031x4/6/8 devices offer a 12-bit ADC, a 12-bit DAC, an embedded rail-to-rail analog comparator, one operational amplifier, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, three general-purpose 16-bit timers, and two 16-bit low-power timers

The devices also embed up to 21 capacitive sensing channels.

They also feature standard and advanced communication interfaces, namely three I2Cs, two SPIs, four USARTs and two low-power UARTs.

The STM32U031x4/6/8 operate in the -40 to +85 $^{\circ}$ C (+105 $^{\circ}$ C junction) and -40 to +125 $^{\circ}$ C (+130 $^{\circ}$ C junction) temperature ranges from a 1.71 to 3.6 V V_{DD} power supply using an internal LDO regulator. A comprehensive set of power-saving modes makes possible the design of low-power applications.

Independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparator, as well as VBAT input allowing the backup of the RTC and backup registers.

The STM32U031x4/6/8 offer eight packages from 20 to 64 pins.

Refer to the table below for the list of peripherals available on each part number.

Table 1. Device features and peripheral counts

Peripherals		STM32U031R6	STM32U031R8	STM32U031C6	STM32U031C8	STM32U031K4	STM32U031K6	STM32U031K8	STM32U031G6	STM32U031G8	STM32U031F4	STM32U031F6	STM32U031F8
Flash memo	ry (Kbytes)	32 64 32 64 16 32 64 32 64 16 32							64				
SRAM (I	Kbytes)						12						
	Advanced control					1	(16 bit	s)					
	General purpose						(16 bit						
	Basic					2	(16 bit	s)					
Timers	Low					3	(16 bit	s)					
	SysTick						1						
	Watchdog timers (independent, window)						2						
	SPI						2						
Communication	I2C						3						
interfaces	USART						4						
	LPUART	2											
RT	C	Yes											
Tampe	r pins	5 4 3 1 1											
TRI	NG						Yes						

DS14581 - Rev 2 page 4/134




Peripherals	STM32U031R6	STM32U031R8	STM32U031C6	STM32U031C8	STM32U031K4	STM32U031K6	STM32U031K8	STM32U031G6	STM32U031G8	STM32U031F4	STM32U031F6	STM32U031F8
GPIOs	5	3	3	9		27		2	4		17	
Wakeup pins	4	1	4	4		4		4	1		4	
Capacitive sensing Number of channels	1	8	1	2		7		6	6		3	
12-bit ADC						1						
Number of channels						16						
12-bit DAC						1						
Internal voltage reference buffer						None						
Analog comparator						1						
Operational amplifier						1						
Max. CPU frequency (MHz)						56						
Operating voltage (V _{DD})					1.7	'1 to 3.	6 V					
Operating temperature	Ambient operating temperature:-40 to 85 °C/-40 to 125 °C Junction temperature:-40 to 105 °C/-40 to 130 °C											
Packages	UFB0 LQF	9A64, P64	UFQF LQF	PN48, P48	UF	FQFPN	132	WLC	SP27	T	SSOP2	20

DS14581 - Rev 2 page 5/134

3/1000/FT

Figure 1. Block diagram





3 Functional overview

3.1 Arm® Cortex®-M0+ core with MPU

The Arm Cortex -M0+ is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- A simple architecture, easy to learn and program
- · ultra-low power, energy-efficient operation
- Excellent code density
- Deterministic, high-performance interrupt handling
- Upward compatibility with Cortex-M processor family
- Platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area- and power-optimized 32-bit core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to embedded Arm core, the STM32U031x4/6/8 devices are compatible with Arm tools and software.

The Cortex-M0+ is tightly coupled with a nested vectored interrupt controller (NVIC) described in Section 3.13.1: Nested vectored interrupt controller (NVIC).

3.2 Adaptive real-time memory accelerator (ART Accelerator)

The ART Accelerator is a memory accelerator optimized for STM32 industry-standard Arm® Cortex®-M0+ processors. It balances the inherent performance advantage of the Arm Cortex-M0+ over flash memory technologies, which normally requires the processor to wait for the flash memory at higher frequencies.

To release the processor near 67 DMIPS performance at 56 MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit flash memory. Based on benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from flash memory at a CPU frequency up to 56 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to corrupt accidentally the memory or resources used by any other active task.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

DS14581 - Rev 2 page 7/134



3.4 Memories

3.4.1 Embedded flash memory

STM32U031x4/6/8 devices feature up to 64 Kbytes of embedded flash memory available for storing code and data.

Flexible protections can be configured thanks to option bytes:

- Robust readout protection (RDP) with password-based regression (128-bit PSWD). Three protections level states are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
 - Level 2: chip readout protection: debug features (Cortex-M0+ serial wire), boot in RAM and bootloader selection are disabled. This selection is irreversible.

Refer to Table 2 for the memory area access versus the RDP protection level.

 Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.

Table 2. Access status versus read	lout protection leve	I and execution modes
------------------------------------	----------------------	-----------------------

Area	Protection		User execution	ı	Debug, boot from RAM or boot from system memory (loader)				
	level	Read	Write	Erase	Read	Write	Erase		
Heer memery	1	Yes	Yes	Yes	No	No	No		
User memory	2	Yes	Yes	Yes	N/A	N/A	N/A		
System	1	Yes	No	No	Yes	No	No		
memory	2	Yes	No	No	N/A	N/A	N/A		
Option	1	Yes	Yes	Yes	Yes	Yes	Yes		
memory	2	Yes	No	No	N/A	N/A	N/A		
Backup	1	Yes	Yes	N/A ⁽¹⁾	No	No	N/A ⁽¹⁾		
memory	2	Yes	Yes	N/A	N/A	N/A	N/A		

^{1.} Erased upon RDP change from Level 1 to Level 0.

The whole nonvolatile memory embeds the error correction code (ECC) feature supporting:

- Single error detection and correction
- Double error detection
- Readout of the ECC fail address from the ECC register

Securable area

A part of the flash memory can be hidden from the application once the code it contains is executed. As soon as the security is enabled on the securable area through the FLASH_HDPCR and FLASH_SECR registers, the securable memory cannot be accessed until the system resets. The securable area generally contains the secure boot code to execute only once at boot. This helps to isolate secret code from untrusted application code.

3.4.2 Embedded SRAM

STM32U031x4/6/8 devices have 12-Kbyte SRAM with hardware parity check. Hardware parity check allows memory data errors to be detected, which contributes to increasing functional safety of applications.

DS14581 - Rev 2 page 8/134



The embedded SRAM is split between two regions, as follows:

- SRAM1: 8 Kbytes with hardware parity check, mapped at address 0x2000 0000
- SRAM2: 4 Kbytes with hardware parity check, located at address 0x1000 0000
 SRAM2 is also mapped at address 0x2000 8000, offering a contiguous address space with SRAM1 (4 Kbytes aliased by bit band).

The content of SRAM2 is retained in Standby mode.

It is write-protected with a 1-Kbyte granularity.

The memory can be read/write-accessed at CPU clock speed, with 0 wait states.

3.5 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- Boot from user flash memory
- Boot from system memory
- · Boot from embedded SRAM

The boot pin is shared with a standard GPIO and can be enabled through the boot selector option bit. The boot loader is located in system memory. It manages the flash memory reprogramming through one of the following interfaces:

- USART on pins PA9/PA10, PC10/PC11, or PA2/PA3
- I2C-bus on pins PB6/PB7 or PB10/PB11
- SPI on pins PA4/PA5/PA6/PA7 or PB12/PB13/PB14/PB15

3.6 Power supply management

3.6.1 Power supply schemes

The STM32U031x4/6/8 devices require a 1.71 to 3.6 V operating supply voltage (V_{DD}).

Several different power supplies are provided to specific peripherals:

- V_{DD} = 1.71 to 3.6 V: external power supply for I/Os (V_{DDIO1}), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.
- V_{DDA} = 1.62 V (ADC/COMP)/1.80 V (DAC/OPAMP) to 3.6 V: external analog power supply for ADC, OPAMP, DAC, and comparator. The V_{DDA} voltage level is independent from the V_{DD} voltage.
- V_{BAT} = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present. When VBAT pin is not available on the package, VBAT pad is internally bonded to VDD/VDDA pin.
- $\begin{array}{ll} {}^{\bullet} & {}^{} {}^{} {}^{$

Note: When the functions supplied by V_{DDA} are not used, this supply should preferably be shorted to V_{DD} .

If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant. V_{DDIOX} is the I/Os general purpose digital functions supply. V_{DDIOX} represents V_{DDIO1} , with $V_{DDIO1} = V_{DD}$.

DS14581 - Rev 2 page 9/134






Figure 2. Power supply overview

DT71289V4

3.6.2 Power supply supervisor

The device has an integrated power-on/power-down (POR/PDR) reset active in all power modes except Shutdown and ensuring proper operation upon power-on and power-down. It maintains the device in reset when the supply voltage is below $V_{POR/PDR}$ threshold, without the need for an external reset circuit. Brownout reset (BOR) function allows extra flexibility. It can be enabled and configured through option bytes, by selecting one of four thresholds for rising V_{DD} and other four for falling V_{DD} .

The device also features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to V_{PVD} threshold. It allows generating an interrupt when V_{DD} level crosses the V_{PVD} threshold, selectively while falling, while rising, or while falling and rising. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.6.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR), and low-power regulator (LPR), supply most of digital circuitry in the device:

- The MR is used in Run, Sleep and Stop 0 modes.
- The LPR is used in Low-power run, Low-power sleep, Stop 1, and Stop 2 modes. It is also used to supply the 4-Kbyte SRAM2 in Standby mode, in order to ensure SRAM2 retention.

Both regulators are powered down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down, thus inducing zero consumption.

3.6.4 V_{BAT} operation

The V_{BAT} power domain, consuming very little energy, includes RTC, and LSE oscillator and backup registers. In V_{BAT} mode, the RTC domain is supplied from VBAT pin. The power source can be, for example, an external battery or an external supercapacitor. Two anti-tamper detection pins are available.

DS14581 - Rev 2 page 10/134



The RTC domain can also be supplied from VDD/VDDA pin.

By means of a built-in switch, an internal voltage supervisor allows automatic switching of RTC domain powering between V_{DD} and voltage from V_{BAT} pin to ensure that the supply voltage of the RTC domain (V_{BAT}) remains within valid operating conditions. If both voltages are valid, the RTC domain is supplied from VDD/VDDA pin. An internal circuit for charging the battery on VBAT pin can be activated if the V_{DD} voltage is within a valid range.

Note:

External interrupts and RTC alarm/events cannot cause the microcontroller to exit the VBAT mode, as in that mode the V_{DD} is not within a valid range.

DS14581 - Rev 2 page 11/134



3.7 Low-power modes

By default, the microcontroller is in Run mode after system or power reset. It is up to the user to select one of the low-power modes described below:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run mode

This mode is achieved with V_{CORE} supplied by the low-power regulator to minimize the regulator operating current. The code can be executed from SRAM or from flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When the wake-up is triggered by an event or an interrupt, the system reverts to the Low-power run mode.

Stop 0, Stop 1, and Stop 2 modes

The Stop modes achieve a lowest power consumption while retaining the content of SRAM and registers. All the clocks in the V_{CORE} domain are stopped, the PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are disabled. The LSE and LSI clocks are still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with the wake-up capability can enable the HSI16 RC during Stop mode, to detect their wake-up condition.

Three Stop modes are available, Stop 0, Stop 1 and Stop2:

- In Stop2 mode, most of the V_{CORF} domain is put in lower-leakage mode.
- Stop 1 offers the largest number of active peripherals and wake-up sources, a smaller wake-up time, but with a higher consumption than Stop 2 mode.
- In Stop 0 mode, the main regulator remains on, allowing a very fast wake-up time, but with a much higher consumption.

When exiting from Stop 0, Stop 1 or Stop 2 mode, the system clock can be either the MSI clock (up to 48 MHz) or HSI16, depending on software configuration.

Standby mode

The Standby mode is used to achieve one of the lowest power consumption, with POR/PDR always active in this mode. The main regulator is switched off to power down V_{CORE} domain. The low-power regulator is either switched off or kept active. In the latter case, it only supplies SRAM to ensure data retention. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

For each I/O, the software can determine whether a pull-up, a pull-down or no resistor must be applied to that I/O during Standby mode.

Upon entering Standby mode, register contents are lost except for registers in the RTC domain and standby circuitry. The SRAM contents can be retained through register setting.

The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wake-up event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wake-up, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).

· Shutdown mode

The Shutdown mode enables to achieve the lowest power consumption. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the HSI16, the MSI, the LSI and the HSE oscillators are also switched off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

SRAM1, SRAM2 and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wake-up, timestamp, tamper).

The system clock after wake-up is MSI at 4 MHz.

DS14581 - Rev 2 page 12/134



Table 3. Functionalities depending on the mode

Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). - = Not available.

Legend: Y = Yes (Enable). O =	Ориона	(Bloasi	by dola	art. Garri	1	0/1		pp 2		ndby	Shut	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wake-up capability		Wake-up capability		Wake-up capability	-	Wake-up capability	VBAT
CPU	Y	_	Υ	-	-	-	-	-	-	-	-	-	-
Flash memory (up to 64 Kbytes)	O ⁽¹⁾	O ⁽¹⁾	O ⁽¹⁾	O ⁽¹⁾	-	-	-	-	-	-	-	-	-
SRAM1 (8 Kbytes)	Υ	Y ⁽²⁾	Υ	Y ⁽²⁾	Υ	-	Υ	-	-	-	-	-	-
SRAM2 (4 Kbytes)	Υ	Y ⁽²⁾	Υ	Y ⁽²⁾	Υ	-	Υ	-	O ⁽³⁾	-	_	-	-
Backup registers	Υ	Υ	Υ	Υ	Υ	-	Υ	-	Y	-	Υ	-	Υ
Brownout reset (BOR)	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	-	-	-
Programmable voltage detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	-	-
Peripheral voltage monitor (PVMx; x = 1, 2, 3)	0	0	0	0	0	0	0	0	-	-	-	-	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	-
High-speed Internal (HSI16)	0	0	0	0	(4)	-	(4)	-	-	-	-	-	-
High-speed external (HSE)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low-speed internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	-	-
Low-speed external (LSE)	0	0	0	0	0	-	0	-	0	-	0	-	0
Multi-Speed internal (MSI)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock security system (CSS)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock security system on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto-wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC tamper pins	2	2	2	2	2	0	2	0	2	0	2	0	2
USARTx (x = 1, 2, 3, 4)	0	0	0	0	O ⁽⁵⁾	O ⁽⁵⁾	-	-	-	-	-	-	-
LPUARTx ($x = 1 \text{ to } x = 2$)	0	0	0	0	O ⁽⁵⁾	O ⁽⁵⁾	O ⁽⁵⁾	O ⁽⁵⁾	-	-	-	-	-
I2Cx (x = 2)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	-	-	-	-	-	-	-
I2Cx (x = 1, 3)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	-	-	-	-	-
SPIx (x = 1 to 2)	0	0	0	0	-	-	-	-	-	-	-	-	-
ADC1	0	0	0	0	-	-	-	-	-	-	-	-	-
DAC1	0	0	0	0	0	-	-	-	-	-	-	-	-
OPAMP1	0	0	0	0	0	-	-	-	-	-	-	-	-
COMPx (x = 1)	0	0	0	0	0	0	0	0	-	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-	-	-	-	-	-	-
Timers (TIMx)	0	0	0	0	-	-	-	-	-	-	-	-	-
LPTIMx (x = 1 to 2)	0	0	0	0	0	0	0	0	-	-	-	-	-

DS14581 - Rev 2 page 13/134



					Stop	0/1	Sto	р 2	Star	ndby	Shut	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wake-up capability		Wake-up capability	-	Wake-up capability		Wake-up capability	VBAT
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	-	-	-	-	-	-	-	-	-
SysTick timer	0	0	0	0	-	-	-	-	-	-	-	-	-
Touch sensing controller (TSC)	0	0	0	0	-	-	-	-	-	-	-	-	-
True random number generator (RNG)	O ⁽⁷⁾	O ⁽⁷⁾	-	-	-	-	-	-	-	-	-	-	-
CRC calculation unit	0	0	0	0	-	-	-	-	-	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	(8)	5 pins ⁽⁹⁾	(10)	5 pins ⁽⁹⁾	-

- 1. The flash memory can be configured in power-down mode. By default, it is not in power-down mode.
- 2. The SRAM clock can be gated on or off.
- 3. SRAM2 content is preserved when the bit RRS is set in PWR_CR3 register.
- 4. Some peripherals with wake-up from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- 5. UART and LPUART reception is functional in Stop mode, and generates a wake-up interrupt on Start, address match or received frame
- 6. I2C address detection is functional in Stop mode, and generates a wake-up interrupt in case of address match.
- 7. Voltage scaling Range 1 only.
- 8. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 9. The I/Os with wake-up from Standby/Shutdown capability are PA0, PA1, PA2, PB15, PC5, and PC13.
- 10. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

3.8 Peripheral interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

DS14581 - Rev 2 page 14/134



Table 4. Interconnect of peripherals

Interconnect source	Interconnect destination	Interconnect action	Run Low-power run	Sleep Low-power sleep	Stop
	TIMx	Timer synchronization or chaining	Y	Y	-
TIMx	ADCx DACx	Conversion triggers	Y	Y	-
	DMA	Memory-to-memory transfer trigger	Υ	Υ	-
	COMPx	Υ	Y	-	
COMPx	TIM1, 2, 3	Timer input channel, trigger, break from analog signals comparison	Y	Y	-
COMPX	LPTIMx	Low-power timer triggered by analog signals comparison		Y	Υ
ADCx	TIM1	Timer triggered by analog watchdog	Y	Y	-
	TIM16	Timer input channel from RTC events	Y	Y	-
RTC	LPTIMx	Low-power timer triggered by RTC alarms or tampers	Y	Y	Υ
All clock sources (internal and external)	TIM16	Clock source used as input channel for RC measurement and trimming	Υ	Y	-
CSS RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1, 15, 16	Timer break	Y	Y	-
CPU (HardFault)	TIM1 15, 16	Timer break	Y	-	-
	TIMx	Y	Y	-	
GPIOs	LPTIMx	External trigger	Y	Y	Υ
01 103	ADCx DACx	Conversion external trigger	Y	Y	_

3.9 Reset and clock controller (RCC)

3.9.1 Reset mode

During and upon exiting reset, the schmitt triggers of I/Os are disabled so as to reduce power consumption. In addition, when the reset source is internal, the built-in pull-up resistor on NRST pin is deactivated.

3.9.2 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

 Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

DS14581 - Rev 2 page 15/134



- Safe clock switching: clock sources can be changed safely on the fly in run mode through a configuration register.
- Clock management: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: two different sources can deliver SYSCLK system clock:
 - 4-48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 12 frequencies form 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach an accuracy better than ± 0.25%. The MSI can supply a PLL.
 - System PLL, which can be fed by HSE, HSI16 or MSI. It provides a system clock up to 56 MHz.
- Auxiliary clock source: three ultra-low-power clock sources for the real-time clock (RTC):
 - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes.
 The LSE can also be configured in bypass mode for using an external clock.
 - 32 kHz low-speed internal RC oscillator (LSI) with ± 5% accuracy, also used to clock an independent watchdog.
- Peripheral clock sources: several peripherals (RNG, USARTs, I2Cs, LPTIMs, ADC) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt. The CSS feature can be enabled by software.
- Clock output:
 - MCO (microcontroller clock output) provides one of the internal clocks for external use by the application
 - LSCO (low speed clock output) provides LSI or LSE in all low-power modes (except in VBAT operation).

Several prescalers enable the application to configure AHB and APB domain clock frequencies, 56 MHz at maximum.

3.10 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function (AF). Most of the GPIO pins are shared with special digital or analog functions.

Through a specific sequence, this special function configuration of I/Os can be locked, such as to avoid spurious writing to I/O control registers.

DS14581 - Rev 2 page 16/134



3.11 Direct memory access controller (DMA)

The direct memory access (DMA) controller is a bus master and system peripheral with single-AHB architecture. With seven channels, it performs data transfers between memory-mapped peripherals and/or memories, to offload the CPU.

Each channel is dedicated to managing memory access requests from one or more peripherals. The unit includes an arbiter for handling the priority between DMA requests.

Main features of the DMA controller:

- Single-AHB master
- Peripheral-to-memory, memory-to-peripheral, memory-to-memory and peripheral-to-peripheral data transfers
- Access, as source and destination, to on-chip memory-mapped devices such as flash memory, SRAM, and AHB and APB peripherals
- All DMA channels independently configurable:
 - Each channel is associated either with a DMA request signal coming from a peripheral, or with a software trigger in memory-to-memory transfers. This configuration is done by software.
 - Priority between the requests is programmable by software (four levels per channel: very high, high, medium, low) and by hardware in case of equality (such as request to channel 1 has priority over request to channel 2).
 - Transfer size of source and destination are independent (byte, half-word, word), emulating packing and unpacking. Source and destination addresses must be aligned on the data size.
 - Support of transfers from/to peripherals to/from memory with circular buffer management
 - Programmable number of data to be transferred: 0 to 2¹⁶ 1
- Generation of an interrupt request per channel. Each interrupt request originates from any of the three DMA events: transfer complete, half transfer, or transfer error.

3.12 DMA request multiplexer (DMAMUX)

The DMAMUX request multiplexer enables routing a DMA request line between the peripherals and the DMA controller. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

3.13 Interrupts and events

The device flexibly manages events causing interrupts of linear program execution, called exceptions. The Cortex®-M0+ processor core, a nested vectored interrupt controller (NVIC) and an extended interrupt/event controller (EXTI) are the assets contributing to handling the exceptions. Exceptions include core-internal events such as, for example, a division by zero and, core-external events such as logical level changes on physical lines. Exceptions result in interrupting the program flow, executing an interrupt service routine (ISR) then resuming the original program flow.

The processor context (contents of program pointer and status registers) is stacked upon program interrupt and unstacked upon program resume, by hardware. This avoids context stacking and unstacking in the interrupt service routines (ISRs) by software, thus saving time, code and power. The ability to abandon and restart load-multiple and store-multiple operations significantly increases the device's responsiveness in processing exceptions.

3.13.1 Nested vectored interrupt controller (NVIC)

The configurable nested vectored interrupt controller is tightly coupled with the core. It handles physical line events associated with a non-maskable interrupt (NMI) and maskable interrupts, and Cortex®-M0+ exceptions. It provides flexible priority management.

The tight coupling of the processor core with NVIC significantly reduces the latency between interrupt events and start of corresponding interrupt service routines (ISRs). The ISR vectors are listed in a vector table, stored in the NVIC at a base address. The vector address of an ISR to execute is hardware-built from the vector table base address and the ISR order number used as offset.

DS14581 - Rev 2 page 17/134



If a higher-priority interrupt event happens while a lower-priority interrupt event occurring just before is waiting for being served, the later-arriving higher-priority interrupt event is served first. Another optimization is called tail-chaining. Upon a return from a higher-priority ISR then start of a pending lower-priority ISR, the unnecessary processor context unstacking and stacking is skipped. This reduces latency and contributes to power efficiency. Features of the NVIC:

- · Low-latency interrupt processing
- · Four priority levels
- Handling of a non-maskable interrupt (NMI)
- Handling of 32 maskable interrupt lines
- Handling of 10 Cortex-M0+ exceptions
- Later-arriving higher-priority interrupt processed first
- Tail-chaining
- Interrupt vector retrieval by hardware

3.13.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller adds flexibility in handling physical line events and allows identifying wake-up events at processor wake-up from Stop mode.

The EXTI controller has a number of channels, of which some with rising, falling or rising, and falling edge detector capability. Any GPIO and a few peripheral signals can be connected to these channels.

The channels can be independently masked.

The EXTI controller can capture pulses shorter than the internal clock period.

A register in the EXTI controller latches every event even in Stop mode, which enables the software to identify the origin of the processor wake-up from Stop mode or, to identify the GPIO and the edge event having caused an interrupt.

3.14 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

3.15 Analog-to-digital converter (ADC)

A native 12-bit analog-to-digital converter is embedded into STM32U031x4/6/8 devices. It can be extended to 16-bit resolution through hardware oversampling. The ADC has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference, V_{BAT} monitoring). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of \sim 2 Msps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole V_{DD} supply range.

The ADC features a hardware oversampler up to 256 samples, improving the resolution to 16 bits (refer to AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions with timers.

3.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to an ADC input to convert the sensor output voltage into a digital value.

DS14581 - Rev 2 page 18/134



The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor may vary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.

To improve the accuracy of the temperature sensor, each part is individually factory-calibrated by ST. The resulting calibration data are stored in the part's engineering bytes, accessible in read-only mode.

Table 5. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), $V_{DDA} = 3.0 \text{ V } (\pm 10 \text{ mV})$	0x1FFF 6E68 - 0x1FFF 6E69
TS_CAL2	TS ADC raw data acquired at a temperature of 130 °C (± 5 °C), $V_{DDA} = 3.0 \text{ V } (\pm \text{ 10 mV})$	0x1FFF 6E8A - 0x1FFF 6E8B

3.15.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and comparators. V_{REFINT} is internally connected to an ADC input. The V_{REFINT} voltage is individually precisely measured for each part by ST during production test and stored in the part's engineering bytes. It is accessible in read-only mode.

Table 6. Internal voltage reference calibration values

Calibration value name	Description	Memory address
V _{REFINT}	Raw data acquired at a temperature of 30 °C (\pm 5 °C), $V_{DDA} = 3.0 \text{ V } (\pm 10 \text{ mV})$	0x1FFF 6EA4 - 0x1FFF 6EA5

3.15.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using an internal ADC input. As the V_{BAT} voltage may be higher than V_{DDA} and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by three. As a consequence, the converted digital value is one third the V_{BAT} voltage.

3.16 Digital-to-analog converter (DAC)

The single-channel 12-bit buffered DAC converts a digital value into an analog voltage available on the channel output. The architecture of either channel is based on integrated resistor string and an inverting amplifier. Features of the DAC:

- One DAC output channel
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- Triggering with timer events, synchronized with DMA
- Triggering with external events
- Sample-and-hold low-power mode, with internal or external capacitor

DS14581 - Rev 2 page 19/134



Note:

3.17 Comparators (COMP)

STM32U031x4/6/8 embed an embedded rail-to-rail analog comparator with programmable reference voltage (internal or external), hysteresis, speed (low for low-power), and output polarity.

The reference voltage can be one of the following:

- External, from an I/O
- Internal, from DAC
- Internal reference voltage (V_{REFINT}) or its submultiple (1/4, 1/2, 3/4)

The comparators can wake up the device from Stop mode, generate interrupts, breaks or triggers for the timers and can be also combined into a window comparator.

3.18 Operational amplifier (OPAMP)

The STM32U031x4/6/8 devices embed one operational amplifier with external and internal follower routing and PGA capability.

Features of the operational amplifier:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

3.19 Touch sensing controller (TSC)

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode that is protected from direct touch by a dielectric (such as glass or plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library that is free to use and allows touch sensing functionality to be implemented reliably in the end application.

The main features of the touch sensing controller are the following:

- Charge transfer acquisition principle
- Up to 18 capacitive sensing channels
- Up to three capacitive sensing channels can be acquired in parallel offering a very good response time
- Five selectable thresholds (V_{IH}, V_{REF}, 3/4 V_{REF}, 1/2 V_{REF}, 1/4 V_{REF}) using the digital threshold or the ultralow-power comparator
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to three capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with the STMTouch touch sensing firmware library

The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.

3.20 True random-number generator (RNG)

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

DS14581 - Rev 2 page 20/134



3.21 Timers and watchdogs

The device includes an advanced-control timer, six general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. Table 7 compares features of the advanced-control, general-purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Maximum operating frequency	Prescaler factor	DMA request generation	Capture/ compare channels	Compleme ntary outputs
Advanced- control	TIM1	16-bit	Up, down, up/down	56 MHz	Integer from 1 to 2 ¹⁶	Yes	4	3
	TIM2	32-bit	Up, down, up/down	56 MHz	Integer from 1 to 2 ¹⁶	Yes	4	-
General	TIM3	16-bit	Up, down, up/down	56 MHz	Integer from 1 to 2 ¹⁶	Yes	4	-
-purpose	TIM15	16-bit	Up	56 MHz	Integer from 1 to 2 ¹⁶	Yes	2	1
	TIM16	16-bit	Up	56 MHz	Integer from 1 to 2 ¹⁶	Yes	1	1
Basic	TIM6 and TIM7	16-bit	Up	56 MHz	Integer from 1 to 2 ¹⁶	Yes	-	-
Lower- power	LPTIM1 and LPTIM2	16-bit	Up	56 MHz	2 ⁿ where n = 0 to 7	No	N/A	-

Table 7. Timer feature comparison

3.21.1 Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM unit multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM output (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled, so as to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.21.2: General-purpose timers (TIM2, 3, 15, 16)) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

DS14581 - Rev 2 page 21/134



3.21.2 General-purpose timers (TIM2, 3, 15, 16)

There are four synchronizable general-purpose timers embedded in the device (refer to Table 7 for comparison). Each general-purpose timer can be used to generate PWM outputs or act as a simple timebase.

TIM2, TIM3

These are full-featured general-purpose timers:

- TIM2 with 32-bit auto-reload up/downcounter and 16-bit prescaler
- TIM3 with 16-bit auto-reload up/downcounter and 16-bit prescaler

They have four independent channels for input capture/output compare, PWM, or onepulse mode output. They can operate together or in combination with other general-purpose timers via the Timer Link feature for synchronization or event chaining. They can generate independent DMA request and support quadrature encoders. Their counters can be frozen in debug mode.

TIM15. TIM16

These are general-purpose timers featuring:

- 16-bit auto-reload upcounter and 16-bit prescaler
- 2 channels and 1 complementary channel for TIM15
- 1 channel and 1 complementary channel for TIM16

All channels can be used for input capture/output compare, PWM or one-pulse mode output. The timers can operate together via the Timer Link feature for synchronization or event chaining. They can generate independent DMA request. Their counters can be frozen in debug mode.

3.21.3 Basic timers (TIM6 and TIM7)

These timers are mainly used for triggering DAC conversions. They can also be used as generic 16-bit timebases

3.21.4 Low-power timers (LPTIM1 and LPTIM2)

These timers have an independent clock. When fed with LSE, LSI or external clock, they keep running in Stop mode and they can wake up the system from it.

Features of LPTIM1 and LPTIM2:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output (pulse, PWM)
- Continuous/one-shot mode
- Selectable software/hardware input trigger
- Selectable clock source:
 - Internal: LSE, LSI, HSI16 or APB clocks
 - External: over LPTIM input (working even with no internal clock source running, used by pulse counter application)
- Programmable digital glitch filter
- Encoder mode

3.21.5 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI).

Independent of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. Its counter can be frozen in debug mode.

3.21.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked by the system clock. It has an early-warning interrupt capability. Its counter can be frozen in debug mode.

DS14581 - Rev 2 page 22/134



3.21.7 SysTick timer

This timer is dedicated to real-time operating systems, but it can also be used as a standard down counter.

Features of SysTick timer:

- 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.22 Real-time clock (RTC), tamper (TAMP) and backup registers

The device embeds an RTC and nine 32-bit backup registers, located in the RTC domain of the silicon die.

The ways of powering the RTC domain are described in Section 3.6.1: Power supply schemes.

The RTC is an independent BCD timer/counter.

Features of the RTC:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Programmable alarm
- On-the-fly correction from 1 to 32767 RTC clock pulses, usable for synchronization with a master clock
- Reference clock detection a more precise second-source clock (50 or 60 Hz) can be used to improve the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Five anti-tamper detection pins with programmable filter
- Timestamp feature to save a calendar snapshot, triggered by an event on the timestamp pin or a tamper event, or by switching to VBAT mode
- 17-bit auto-reload wake-up timer (WUT) for periodic events, with programmable resolution and period
- Multiple clock sources and references:
 - A 32.768 kHz external crystal (LSE)
 - An external resonator or oscillator (LSE)
 - The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
 - The high-speed external clock (HSE) divided by 32

When clocked by LSE, the RTC operates in VBAT mode and in all low-power modes. When clocked by LSI, the RTC does not operate in VBAT mode, but it does in low-power modes except for the Shutdown mode.

All RTC events (alarm, wake-up timer, timestamp or tamper) can generate an interrupt and wake the device up from the low-power modes.

The backup registers allow keeping 20 bytes of user application data in the event of VDD failure, if a valid backup supply voltage is provided on VBAT pin. They are not affected by the system reset, power reset, and upon the device wake-up from Standby or Shutdown modes.

3.23 Inter-integrated circuit interface (I2C)

The device embeds three I2C peripherals. Refer to Table 8 for the features.

The I²C-bus interface handles communication between the microcontroller and the serial I²C-bus. It controls all I²C-bus-specific sequencing, protocol, arbitration and timing.

Features of the I2C peripheral:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Clock stretching

DS14581 - Rev 2 page 23/134



- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent of the PCLK reprogramming
- Wake-up from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 8. I²C implementation

I ² C features	I2C1	I2C2	I2C3
Standard mode (up to 100 kbit/s)	Х	×	X
Fast mode (up to 400 kbit/s)	X	X	X
Fast mode Plus (up to 1 Mbit/s) with extra output drive I/Os	Х	Х	X
Programmable analog and digital noise filters	Х	×	X
SMBus/PMBus hardware support	-	-	-
Independent clock	Х	-	X
Wakeup from Stop mode on address match	×	-	×

3.24 Universal synchronous/asynchronous receiver transmitter (USART/UART)

The devices embed universal synchronous/asynchronous receivers/transmitters that communicate at speeds of up to 8 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, synchronous SPI master/slave communication and single-wire half-duplex communication mode. Some can also support smartcard communication (ISO 7816), IrDA SIR ENDEC, LIN master/slave capability and auto baud rate feature, and have a clock domain independent of the CPU clock, which allows them to wake up the MCU from Stop mode. The wake-up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

All USART interfaces can be served by the DMA controller.

Table 9. USART implementation

X: supported

USART modes/ features	USART1 USART2	USART3 USART4
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	X
Synchronous SPI mode (master/slave)	Х	Х
Smartcard mode	X	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	X	-
Dual clock domain and wake-up from Stop mode	X	-

DS14581 - Rev 2 page 24/134



USART modes/ features	USART1 USART2	USART3 USART4
Receiver timeout interrupt	X	-
Modbus communication	X	-
Auto baud rate detection	X	-
Driver enable	X	X

3.25 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed two LPUARTs. The peripherals support asynchronous serial communication with minimum power consumption, as well as half-duplex single wire communication and modem operations (CTS/RTS). They allow multiprocessor communication.

The LPUARTs have a clock domain independent of the CPU clock, and can wake up the system from Stop mode using baud rates up to 220 Kbaud. The Stop mode wake-up events are programmable and can be:

- Start bit detection
- Anv received data frame
- A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUARTs can wait for an incoming frame while having an extremely low energy consumption. To reach higher baud rates, a higher speed clock can be used.

The LPUART interface can be served by the DMA controller.

3.26 Serial peripheral interface (SPI)

The devices contain two SPIs running at up to 32 Mbits/s in master and slave modes. It supports half-duplex, full-duplex and simplex communications. A 3-bit prescaler gives eight master mode frequencies. The frame size is configurable from 4 bits to 16 bits. The SPI peripherals support NSS pulse mode, TI mode and hardware CRC calculation.

The SPI peripherals can be served by the DMA controller.

Table 10. SPI implementation

X: supported

SPI modes/ features	SPI1	SPI2		
Hardware CRC calculation	X	X		
Rx/Tx FIFO	X	X		
NSS pulse mode	X	X		
I2S mode	-	-		
TI mode	X	X		

3.27 Debug support

3.27.1 Serial wire debug port (SW-DP)

An Arm® SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.


DS14581 - Rev 2 page 25/134



4 Pinouts/ballouts, pin description, and alternate functions

4.1 Pinout/ballout schematics

Figure 3. TSSOP20 pinout



T71283V2

1. The above figure shows the package top view.

Figure 4. WLCSP27 ballout

	1	2	3	4	5	6	7	8	9
Α	NC	PB6	NC	PB7	NC	PF3-BOOT0	NC	VSS	NC
В	PA14	NC	PB5	NC	PA12 [PA10]	NC	VDD	NC	PC14- OSC32_IN
С	NC	PA13	NC	PA11 [PA9]	NC	PA0-CK_IN	NC	PC15- OSC32_OUT	NC
D	PA10	NC	PA9	NC	PA6	NC	PA1	NC	PF2-NRST
E	NC	PA8	NC	PA7	NC	PA5	NC	PA2	NC
F	PB1	NC	PB0	NC	PA4	NC	PA3	NC	VDDA/ VREF+


- 1. The above figure shows the package top view.
- 2. The nonconnected pads are grayed.

T71291V3

DS14581 - Rev 2




Figure 5. UFQFPN32 pinout



1. The above figure shows the package top view.

Figure 6. LQFP48 pinout




1. The above figure shows the package top view.

DT71284V2

DT71285V1




Figure 7. UFQFPN48 pinout



1. The above figure shows the package top view.

Figure 8. LQFP64 pinout



1. The above figure shows the package top view.

DT71286V1

DT71287V2



Figure 9. UFBGA64 ballout

	1	2	3	4	5	6	7	8
Α	PC14- OSC32_IN	PC13	PB9	PB4	PB3	PA15	PA14	PA13
В	PC15- OSC32_OUT	VBAT	PB8	PF3-BOOT0	PD2	PC11	PC10	PA12 [PA10]
С	PF0-OSC_IN	VSS	PB7	PB5	PC12	PA10	PA9	PA11 [PA9]
D	PF1- OSC_OUT	VDD	PB6	VSS	VSS	VSS	PA8	PC9
E	PF2-NRST	PC1	PC0	VDD	VDD	VDD	PC7	PC8
F	VSSA/VREF-	PC2	PA2	PA5	PB0	PC6	PB15	PB14
G	PC3	PA0	PA3	PA6	PB1	PB2	PB10	PB13
Н	VDDA/VREF+	PA1	PA4	PA7	PC4	PC5	PB11	PB12

1. The above figure shows the package top view.

DT71288V2

4.2 Pin description

Table 11. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition				
Pin r	name	Unless otherwise specified in brackets below the pin name, the pin function during and aft reset is the same as the actual pin name					
Din	tuno	S	Supply pin				
Pili	type	I/O	Input /output pin				
		FT	5V-tolerant I/O				
		TT	3.6V-tolerant I/O				
110		RST Bidirectional reset pin with ember pull-up resistor					
I/O str	ucture	Options for TT and FT I/Os					
		a	I/O with analog switch function supplied by V{DDA}				
		_f I2C Fm+ capable I/O					
No	tes	Unless otherwise specified by a note, all I/Os reset.	are set as floating inputs during and after				
Pin functions	Alternate functions	Functions selected through GPIOx_AFR regis	sters				
FIII IUIICIONS	Additional functions	Functions directly selected/enabled through p	eripheral registers				

Table 12. STM32U031x4/6/8 pin/ball definition

			Pin Numbe	r								
TSSOP20	WLCSP27	UFQFPN32	LQFP48	UFQFPN48	LQFP64	UFBGA64	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	1	1	1	B2	VBAT	S	-	-	-	-
-	-	-	2	2	2	A2	PC13	I/O	FT	(1)(2)	LPTIM1_CH3, EVENTOUT	WKUP2, TAMP_IN1, RTC_TS/RTC_OUT1
4	B9	2	3	3	3	A1	PC14-OSC32_IN	I/O	FT	(1)(2)	EVENTOUT	OSC32_IN
5	C8	3	4	4	4	B1	PC15-OSC32_OUT	I/O	FT	(1)(2)	OSC32_EN, OSC_EN, EVENTOUT	OSC32_OUT, OSC32_EN
-	A8	-	-	-	-	C2	VSS	S	-	-	-	-
-	-	-	-	-	-	E4	VDD	S	-	-	-	-
-	-	-	5	5	5	C1	PF0-OSC_IN	I/O	FT	-	EVENTOUT	OSC_IN

			Pin Numbe	r								
TSSOP20	WLCSP27	UFQFPN32	LQFP48	UFQFPN48	LQFP64	UFBGA64	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	6	6	6	D1	PF1-OSC_OUT	I/O	FT	-	OSC_EN, EVENTOUT	OSC_OUT
6	D9	4	7	7	7	E1	PF2-NRST	I/O	RST	-	MCO	NRST
-	-	-	-	-	8	E3	PC0	I/O	FT_fa	-	LPTIM1_IN1, I2C3_SCL, LPUART1_RX, LPUART2_TX, LPTIM2_IN1, EVENTOUT	ADC1_IN1
-	-	-	-	-	9	E2	PC1	I/O	FT_fa	-	LPTIM1_CH1, I2C3_SDA, LPUART1_TX, LPUART2_RX, EVENTOUT	ADC1_IN2
-	-	-	-	-	10	F2	PC2	I/O	FT_a	-	MCO2, LPTIM1_IN2, SPI2_MISO, EVENTOUT	ADC1_IN3
-	-	-	-	-	11	G1	PC3	I/O	FT_a	-	LPTIM1_ETR, SPI2_MOSI, USART4_CK, LPTIM2_ETR, EVENTOUT	ADC1_IN4
-	-	-	8	8	12	F1	VSSA/VREF-	S	-	-	-	-
7	F9	5	9	9	13	H1	VDDA/VREF+	S	-	-	-	-
-	-	-	10	10	14	G2	PA0	I/O	FT_a	-	TIM2_CH1, USART2_CTS, USART4_TX, COMP1_OUT, TIM2_ETR, EVENTOUT	OPAMP1_VINP, COMP1_INM3, ADC1_IN5, WKUP1, TAMP_IN2
8	C6	6	-	-	-	-	PA0-CK_IN	I/O	FT_a	-	TIM2_CH1, USART2_CTS, USART4_TX, COMP1_OUT, TIM2_ETR, EVENTOUT	OPAMP1_VINP, COMP1_INM3, ADC1_IN5, WKUP1, TAMP_IN2
9	D7	7	11	11	15	H2	PA1	I/O	FT_a	-	TIM2_CH2, LPTIM1_CH2, SPI1_SCK, SPI2_SCK, USART2_RTS/USART2_DE, USART4_RX, TIM15_CH1N, EVENTOUT	OPAMP1_VINM, COMP1_INP3, ADC1_IN6, WKUP3, TAMP_IN5
9	E8	8	12	12	16	F3	PA2	I/O	FT_a	-	TIM2_CH3, USART2_TX, LPUART1_TX, TIM15_CH1, EVENTOUT	ADC1_IN7, WKUP4/LSCO
10	F7	9	13	13	17	G3	PA3	I/O	TT_a	-	TIM2_CH4, USART2_RX, LPUART1_RX, TIM15_CH2, EVENTOUT	OPAMP1_VOUT, ADC1_IN8
-	-	-	-	-	18	-	VSS	S	-	-	-	-
-	-	-	-	-	19	D2	VDD	S	-	-	-	-
10	F5	10	14	14	20	H3	PA4	I/O	TT_a	-	SPI1_NSS, USART2_CK, LPTIM2_CH1, EVENTOUT	COMP1_INM4, ADC1_IN9, DAC1_OUT1
11	E6	11	15	15	21	F4	PA5	I/O	FT_a	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, USART3_TX, LPTIM2_ETR, EVENTOUT	COMP1_INM5, ADC1_IN10
11	D5	12	16	16	22	G4	PA6	I/O	FT_a	-	TIM1_BKIN, TIM3_CH1, I2C2_SDA, I2C3_SDA, SPI1_MISO, COMP1_OUT, USART3_CTS, LPUART1_CTS, TSC_G5_IO1, TIM16_CH1, EVENTOUT	ADC1_IN11
12	E4	13	17	17	23	H4	PA7	I/O	FT_fa	-	TIM1_CH1N, TIM3_CH2, I2C2_SCL, I2C3_SCL, SPI1_MOSI, USART3_RX, LPTIM2_CH2, EVENTOUT	ADC1_IN15
-	-	-	-	-	24	H5	PC4	I/O	FT_a	-	USART3_TX, EVENTOUT	COMP1_INM1, ADC1_IN16

ΥI	

			Pin Number	r								
TSSOP20	WLCSP27	UFQFPN32	LQFP48	UFQFPN48	LQFP64	UFBGA64	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	-	25	H6	PC5	I/O	FT_a	-	USART3_RX, EVENTOUT	COMP1_INP1, ADC1_IN17, WKUP5, TAMP_IN4
12	F3	14	18	18	26	F5	PB0	I/O	FT_a	-	TIM1_CH2N, TIM3_CH3, SPI1_NSS, USART3_CK, LPUART2_CTS, TSC_G5_IO2, COMP1_OUT, EVENTOUT	ADC1_IN18
13	F1	15	19	19	27	G5	PB1	I/O	FT_a	-	TIM1_CH3N, TIM3_CH4, USART3_RTS/ USART3_DE, LPUART1_RTS/LPUART1_DE, TSC_SYNC, LPUART2_RTS/LPUART2_DE, LPTIM2_IN1, EVENTOUT	COMP1_INM2, ADC1_IN19
-	-	-	20	20	28	G6	PB2	I/O	FT_a	-	RTC_OUT2, LPTIM1_CH1, EVENTOUT	COMP1_INP2, RTC_OUT2
-	-	-	21	21	29	G7	PB10	I/O	FT_f	-	TIM2_CH3, I2C2_SCL, SPI2_SCK, USART3_TX, LPUART1_RX, TSC_G5_IO3, LPUART2_RX, COMP1_OUT, EVENTOUT	-
-	-	-	22	22	30	H7	PB11	I/O	FT_f	-	TIM2_CH4, I2C2_SDA, USART3_RX, LPUART1_TX, TSC_G5_IO4, LPUART2_TX, EVENTOUT	-
-	-	16	23	23	31	-	VSS	S	-	-	-	-
-	-	-	-	-	-	D6	VSS	S	-	-	-	-
-	В7	17	24	24	32	E6	VDD	S	-	-	-	-
-	-	-	25	25	33	H8	PB12	I/O	FT	-	TIM1_BKIN, SPI2_NSS, USART3_CK, LPUART1_RTS/LPUART1_DE, TSC_G1_IO1, TIM15_BKIN, EVENTOUT	-
-	-	-	26	26	34	G8	PB13	I/O	FT_f	-	TIM1_CH1N, I2C2_SCL, SPI2_SCK, USART3_CTS, LPUART1_CTS, TSC_G1_IO2, TIM15_CH1N, EVENTOUT	-
-	-	-	27	27	35	F8	PB14	I/O	FT_f	-	TIM1_CH2N, I2C2_SDA, SPI2_MISO, USART3_RTS/USART3_DE, TSC_G1_IO3, TIM15_CH1, EVENTOUT	-
-	-	-	28	28	36	F7	PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, SPI2_MOSI, TSC_G1_IO4, TIM15_CH2, EVENTOUT	WKUP7, TAMP_IN3
-	-	-	-	-	37	F6	PC6	I/O	FT_a	-	TIM3_CH1, LPUART2_TX, TSC_G4_IO1, EVENTOUT	COMP1_INP5
-	-	-	-	-	38	E7	PC7	I/O	FT	-	TIM3_CH2, LPUART2_RX, TSC_G4_IO2, LPTIM2_CH2, EVENTOUT	-
-	-	-	-	-	39	E8	PC8	I/O	FT	-	TIM3_CH3, TSC_G4_IO3, EVENTOUT	-
-	-	-	-	-	40	D8	PC9	I/O	FT	-	TIM3_CH4, TSC_G4_IO4, EVENTOUT	-
14	E2	18	29	29	41	D7	PA8	I/O	FT	-	MCO, TIM1_CH1, MCO2, USART1_CK, TSC_G7_IO1, LPTIM2_CH1, EVENTOUT	-

			Pin Numbe	r								
TSSOP20	WLCSP27	UFQFPN32	LQFP48	UFQFPN48	LQFP64	UFBGA64	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
14	D3	19	30	30	42	C7	PA9	I/O	FT_fa	-	MCO, TIM1_CH2, I2C1_SCL, I2C2_SCL, USART1_TX, TSC_G7_IO2, TIM15_BKIN, EVENTOUT	COMP1_INP4
14	D1	20	31	31	43	C6	PA10	I/O	FT_f	-	TIM1_CH3, MCO2, I2C1_SDA, I2C2_SDA, SPI2_NSS, USART1_RX, TSC_G7_IO3, EVENTOUT	-
15	C4	21	32	32	44	C8	PA11 [PA9]	I/O	FT	(3)	TIM1_CH4, TIM1_BKIN2, SPI1_MISO, SPI2_MISO, USART1_CTS, COMP1_OUT, EVENTOUT	-
16	B5	22	33	33	45	B8	PA12 [PA10]	I/O	FT	(3)	TIM1_ETR, SPI1_MOSI, SPI2_MOSI, USART1_RTS/USART1_DE, EVENTOUT	-
17	C2	23	34	34	46	A8	PA13 (SWDIO)	I/O	FT	(4)	SWDIO, IR_OUT, TSC_G7_IO4, EVENTOUT	-
-	-	-	35	35	47	D5	VSS	S	-	-	-	-
-	-	-	36	36	48	E4	VDD	S	-	-	-	-
18	B1	24	37	37	49	A7	PA14 (SWCLK)	I/O	FT	(4)	SWCLK, LPTIM1_CH1, TSC_G3_IO4, EVENTOUT	-
-	-	-	-	-	-	E5	VDD	S	-	-	-	-
-	-	25	38	38	50	A6	PA15	I/O	FT	-	TIM2_CH1, TIM2_ETR, USART2_RX, SPI1_NSS, USART3_RTS/USART3_DE, USART4_RTS/USART4_DE, TSC_G3_IO1, EVENTOUT	-
-	-	-	-	-	51	В7	PC10	I/O	FT	-	USART3_TX, USART4_TX, TSC_G3_IO2, EVENTOUT	-
-	-	-	-	-	52	В6	PC11	I/O	FT	-	USART3_RX, USART4_RX, TSC_G3_IO3, EVENTOUT	-
-	-	-	-	-	53	C5	PC12	I/O	FT	-	USART3_CK, USART4_CK, EVENTOUT	-
-	-	-	-	-	54	B5	PD2	I/O	FT	-	TIM3_ETR, USART3_RTS/USART3_DE, TSC_SYNC, EVENTOUT	-
-	-	26	39	39	55	A5	PB3	I/O	FT_fa	-	TIM2_CH2, LPTIM1_CH3, I2C2_SCL, I2C3_SCL, SPI1_SCK, USART1_RTS/ USART1_DE, EVENTOUT	-
18	-	27	40	40	56	A4	PB4	I/O	FT_f	-	LPTIM1_CH4, TIM3_CH1, I2C2_SDA, I2C3_SDA, SPI1_MISO, USART1_CTS, TSC_G2_IO1, EVENTOUT	-
18	В3	28	41	41	57	C4	PB5	I/O	FT	-	LPTIM1_IN1, TIM3_CH2, SPI1_MOSI, USART1_CK, TSC_G2_IO2, TIM16_BKIN, EVENTOUT	-
18	A2	29	42	42	58	D3	PB6	I/O	FT_f	-	LPTIM1_ETR, I2C1_SCL, I2C2_SCL, USART1_TX, TSC_G2_IO3, LPUART2_TX, TIM16_CH1N, EVENTOUT	-

	Pin Number											
TSSOP20	WLCSP27	UFQFPN32	LQFP48	UFQFPN48	LQFP64	UFBGA64	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
19	A4	30	43	43	59	C3	PB7	I/O	FT_fa	-	LPTIM1_IN2, I2C1_SDA, I2C2_SDA, USART1_RX, USART4_CTS, TSC_G2_IO4, LPUART2_RX, EVENTOUT	-
20	A6	31	44	44	60	B4	PF3-BOOT0 (BOOT0)	I/O	FT	-	EVENTOUT	-
1	-	-	45	45	61	В3	PB8	I/O	FT_f	-	LPTIM1_IN2, I2C2_SCL, I2C1_SCL, USART3_TX, TIM16_CH1, EVENTOUT	-
1	-	-	46	46	62	А3	PB9	I/O	FT_f	-	IR_OUT, I2C2_SDA, I2C1_SDA, SPI2_NSS, USART3_RX, LPTIM1_CH4, EVENTOUT	-
2	-	32	47	47	63	D4	VSS	S	-	-	-	-
3	-	1	48	48	64	E4	VDD	S	-	-	-	-
-	-	-	48	48	64	E4	VDD	S	-	-	-	-

- 1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
 - The speed should not exceed 2 MHz with a maximum load of 30 pF
 - These GPIOs must not be used as current sources (for example to drive a LED).
- 2. After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers. The RTC registers are not reset upon system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0503 reference manual.
- 3. Pins PA9/PA10 can be remapped in place of pins PA11/PA12 (default mapping), using SYSCFG_CFGR1 register.
- 4. Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.

4.3 **Alternate functions**



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Por	Port A		LPTIM1/ SYS_AF/TIM1/2	LPTIM1/ TIM1/2/3	I2C2/SYS_AF/ USART2	I2C1/2/3	I2C2/SPI1/2	COMP1/SPI2	USART1/2/3	LPUART1/2/ USART4	TSC	LPUART2	٠	COMP1		LPTIM1/2/ TIM2/15/16	EVENTOUT
	PA0	-	TIM2_CH1	-	-	-	-	-	USART2_CTS	USART4_TX	-	-	-	COMP1_OUT	-	TIM2_ETR	EVENTOUT
	PA1	-	TIM2_CH2	LPTIM1_CH2	-	-	SPI1_SCK	SPI2_SCK	USART2_RTS/ USART2_DE	USART4_RX	-	-	-	-	-	TIM15_CH1N	EVENTOUT
	PA2	-	TIM2_CH3	-	-	-	-	-	USART2_TX	LPUART1_TX	-	-	-	-	-	TIM15_CH1	EVENTOUT
	PA3	-	TIM2_CH4	-	-	-	-	-	USART2_RX	LPUART1_RX	-	-	-	-	-	TIM15_CH2	EVENTOUT
	PA4	-	-	-	-	-	SPI1_NSS	-	USART2_CK	-	-	-	-	-	-	LPTIM2_CH1	EVENTOUT
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	USART3_TX	-	-	-	-	-	-	LPTIM2_ETR	EVENTOUT
	PA6	-	TIM1_BKIN	TIM3_CH1	I2C2_SDA	I2C3_SDA	SPI1_MISO	COMP1_OUT	USART3_CTS	LPUART1_CTS	TSC_G5_IO1	-	-	-	-	TIM16_CH1	EVENTOUT
	PA7	-	TIM1_CH1N	TIM3_CH2	I2C2_SCL	I2C3_SCL	SPI1_MOSI	-	USART3_RX	-	-	-	-	-	-	LPTIM2_CH2	EVENTOUT
Port A	PA8	MCO	TIM1_CH1	-	MCO2	-	-	-	USART1_CK	-	TSC_G7_IO1	-	-	-	-	LPTIM2_CH1	EVENTOUT
	PA9	MCO	TIM1_CH2	-	-	I2C1_SCL	I2C2_SCL	-	USART1_TX	-	TSC_G7_IO2	-	-	-	-	TIM15_BKIN	EVENTOUT
	PA10	-	TIM1_CH3	-	MCO2	I2C1_SDA	I2C2_SDA	SPI2_NSS	USART1_RX	-	TSC_G7_IO3	-	-	-	-	-	EVENTOUT
	PA11	-	TIM1_CH4	TIM1_BKIN2	-	-	SPI1_MISO	SPI2_MISO	USART1_CTS	-	-	-	-	COMP1_OUT	-	-	EVENTOUT
	PA12	-	TIM1_ETR	-	-	-	SPI1_MOSI	SPI2_MOSI	USART1_RTS/ USART1_DE	-	-	-	-	-	-	-	EVENTOUT
	PA13	SWDIO	IR_OUT	-	-	-	-	-	-	-	TSC_G7_IO4	-	-	-	-	-	EVENTOUT
	PA14	SWCLK	LPTIM1_CH1	-	-	-	-	-	-	-	TSC_G3_IO4	-	-	-	-	-	EVENTOUT
	PA15	-	TIM2_CH1	TIM2_ETR	USART2_RX	-	SPI1_NSS	-	USART3_RTS/ USART3_DE	USART4_RTS/ USART4_DE	TSC_G3_IO1	-	-	-	-	-	EVENTOUT

Table 14. Port B alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port		SYS_AF	LPTIM1/ SYS_AF/ TIM1/2	LPTIM1/ TIM1/2/3	I2C2/ SYS_AF/ USART2	I2C1/2/3	I2C2/SPI1/2	COMP1/ SPI2	USART1/2/3	LPUART1/2/ USART4	TSC	LPUART2		COMP1	-	LPTIM1/2/ TIM2/15/16	EVENTOUT
	PB0	-	TIM1_CH2N	TIM3_CH3	-	-	SPI1_NSS	-	USART3_CK	LPUART2_CTS	TSC_G5_IO2	-	-	COMP1_OUT	-	-	EVENTOUT
	PB1	-	TIM1_CH3N	TIM3_CH4	-	-	-	-	USART3_RTS/ USART3_DE	LPUART1_RTS/ LPUART1_DE	TSC_SYNC	LPUART2_RTS/ LPUART2_DE	-	-	-	LPTIM2_IN1	EVENTOUT
	PB2	RTC_OUT2	LPTIM1_CH1	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
Port B	PB3	-	TIM2_CH2	LPTIM1_CH3	I2C2_SCL	I2C3_SCL	SPI1_SCK	-	USART1_RTS/ USART1_DE	-	-	-	-	-	-	-	EVENTOUT
	PB4	-	LPTIM1_CH4	TIM3_CH1	I2C2_SDA	I2C3_SDA	SPI1_MISO	-	USART1_CTS	-	TSC_G2_IO1	-	-	-	-	-	EVENTOUT
	PB5	-	LPTIM1_IN1	TIM3_CH2	-	-	SPI1_MOSI	-	USART1_CK	-	TSC_G2_IO2	-	-	-	-	TIM16_BKIN	EVENTOUT
	PB6	-	LPTIM1_ETR	-	-	I2C1_SCL	I2C2_SCL	-	USART1_TX	-	TSC_G2_IO3	LPUART2_TX	-	-	-	TIM16_CH1N	EVENTOUT
	PB7	-	LPTIM1_IN2	-	-	I2C1_SDA	I2C2_SDA	-	USART1_RX	USART4_CTS	TSC_G2_IO4	LPUART2_RX	-	-	-	-	EVENTOUT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	SYS_AF	LPTIM1/ SYS_AF/ TIM1/2	LPTIM1/ TIM1/2/3	I2C2/ SYS_AF/ USART2	I2C1/2/3	I2C2/SPI1/2	COMP1/ SPI2	USART1/2/3	LPUART1/2/ USART4	TSC	LPUART2	-	COMP1	-	LPTIM1/2/ TIM2/15/16	EVENTOUT
	PB8	-	LPTIM1_IN2	-	I2C2_SCL	I2C1_SCL	-	-	USART3_TX	-	-	-	-	-	-	TIM16_CH1	EVENTOUT
	PB9	-	IR_OUT	-	I2C2_SDA	I2C1_SDA	SPI2_NSS	-	USART3_RX	-	-	-	-	-	-	LPTIM1_CH4	EVENTOUT
	PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK	-	USART3_TX	LPUART1_RX	TSC_G5_IO3	LPUART2_RX	-	COMP1_OUT	-	-	EVENTOUT
	PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	LPUART1_TX	TSC_G5_IO4	LPUART2_TX	-	-	-	-	EVENTOUT
Port B	PB12	-	TIM1_BKIN	-	-	-	SPI2_NSS	-	USART3_CK	LPUART1_RTS/ LPUART1_DE	TSC_G1_IO1	-	-	-	-	TIM15_BKIN	EVENTOUT
	PB13	-	TIM1_CH1N	-	-	I2C2_SCL	SPI2_SCK	-	USART3_CTS	LPUART1_CTS	TSC_G1_IO2	-	-	-	-	TIM15_CH1N	EVENTOUT
	PB14	-	TIM1_CH2N	-	-	I2C2_SDA	SPI2_MISO	-	USART3_RTS/ USART3_DE	-	TSC_G1_IO3	-	-	-	-	TIM15_CH1	EVENTOUT
	PB15	RTC_REFIN	TIM1_CH3N	-	-	-	SPI2_MOSI	-	-	-	TSC_G1_IO4	-	-	-	-	TIM15_CH2	EVENTOUT

Table 15. Port C alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	SYS_AF	LPTIM1/SYS_AF/ TIM1/2	LPTIM1/TIM1/2/3	I2C2/ SYS_AF/ USART2	I2C1/2/3	I2C2/SPI1/2	COMP1/SPI2	USART1/2/3	LPUART1/2/ USART4	TSC	LPUART2	-	COMP1	-	LPTIM1/2/ TIM2/15/16	EVENTOUT
	PC0	-	LPTIM1_IN1	-	-	I2C3_SCL	-	-	-	LPUART1_RX	-	LPUART2_TX	-	-	-	LPTIM2_IN1	EVENTOUT
	PC1	-	LPTIM1_CH1	-	-	I2C3_SDA	-	-	-	LPUART1_TX	-	LPUART2_RX	-	-	-	-	EVENTOUT
	PC2	MCO2	LPTIM1_IN2	-	-	-	SPI2_MISO	-	-	-	-	-	-	-	-	-	EVENTOUT
	PC3	-	LPTIM1_ETR	-	-	-	SPI2_MOSI	-	-	USART4_CK	-	-	-	-	-	LPTIM2_ETR	EVENTOUT
	PC4	-	-	-	-	-	-	-	USART3_TX	-	-	-	-	-	-	-	EVENTOUT
	PC5	-	-	-	-	-	-	-	USART3_RX	-	-	-	-	-	-	-	EVENTOUT
	PC6	-	-	TIM3_CH1	-	-	-	-	-	LPUART2_TX	TSC_G4_IO1	-	-	-	-	-	EVENTOUT
Port C	PC7	-	-	TIM3_CH2	-	-	-	-	-	LPUART2_RX	TSC_G4_IO2	-	-	-	-	LPTIM2_CH2	EVENTOUT
Port C	PC8	-	-	TIM3_CH3	-	-	-	-	-	-	TSC_G4_IO3	-	-	-	-	-	EVENTOUT
	PC9	-	-	TIM3_CH4	-	-	-	-	-	-	TSC_G4_IO4	-	-	-	-	-	EVENTOUT
	PC10	-	-	-	-	-	-	-	USART3_TX	USART4_TX	TSC_G3_IO2	-	-	-	-	-	EVENTOUT
	PC11	-	-	-	-	-	-	-	USART3_RX	USART4_RX	TSC_G3_IO3	-	-	-	-	-	EVENTOUT
	PC12	-	-	-	-	-	-	-	USART3_CK	USART4_CK	-	-	-	-	-	-	EVENTOUT
	PC13	-	-	LPTIM1_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
	PC15	OSC32_EN	OSC_EN	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT

$STM32 \mbox{$\cup$} 031 \mbox{$\times$} 4/6/8$ Pinouts/ballouts, pin description, and alternate functions

Table 16. Port D alternate functions




Table 17. Port F alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po		SYS_AF	LPTIM1/SYS_AF/ TIM1/2	LPTIM1/TIM1/2/3	I2C2/SYS_AF/USART2	I2C1/2/3	I2C2/SPI1/2	COMP1/SPI2	USART1/2/3	LPUART1/2/USART4	TSC	LPUART2		COMP1		LPTIM1/2/TIM2/15/16	EVENTOUT
	PF0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
Port F		OSC_EN	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
FUILF	PF2	мсо	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	PF3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT





5 Memory mapping

Refer to the product line reference manual (RM0503) for details on the memory mapping as well as the boundary addresses for all peripherals.

DS14581 - Rev 2 page 38/134



Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of junction temperature, supply voltage and frequencies by tests in production on 100 % of the devices with an junction temperature at $T_J = 25$ °C and $T_J = T_{Jmax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_J = 25 °C, V_{DD} = V_{DDA} = 3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.


6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 10.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 11.

Figure 10. Pin loading conditions






Figure 11. Pin input voltage


T47494V1

DS14581 - Rev 2 page 39/134



6.1.6 Power supply scheme

Figure 12. Power supply scheme




DT72675V1

Caution:

Each power supply pair (such as V_{DD}/V_{SS} , V_{DDA}/V_{SSA}) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 13. Current consumption measurement scheme



DT72658V1



The I_{DD_ALL} parameters given in Table 25. Current consumption in Run and Low-power run modes, code with data processing running from flash memory, bypass mode, ART enabled (cache ON, prefetch OFF), HSE clock used as system clock to Table 42. Current consumption in VBAT mode represent the total MCU consumption including the current supplying V_{DD} , V_{DDA} , and V_{BAT} .

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 18. Voltage characteristics, Table 19. Current characteristics and Table 20. Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 18. Voltage characteristics

All main power (V_{DD}, V_{DDA}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Symbol	Ratings	Min	Max	Unit
V _{DDX} - V _{SS}	External main supply voltage (including V _{DD} , V _{DDA} , V _{BAT})	-0.3	4.0	V
	Input voltage on FT_xxx pins	V _{SS} - 0.3	min (V_{DD} , V_{DDA}) + 4.0 ⁽²⁾⁽³⁾	
V _{IN} ⁽¹⁾	Input voltage on TT_xx pins	V _{SS} - 0.3	4.0	V
	Input voltage on any other pins	V _{SS} - 0.3	4.0	
$ \Delta V_{DDX} $	Variations between different V _{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁴⁾	-	50	mV

- 1. V_{IN} maximum must always be respected. Refer to Table 19. Current characteristics for the maximum allowed injected current values.
- 2. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. Including VREF- pin.

Table 19. Current characteristics

Symbol	Ratings	Max	Unit
∑IV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	140	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink)	140	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source)	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink)	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	
ΣI _{IO(PIN)}	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
ZIO(PIN)	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
I _{INJ(PIN)} ⁽³⁾	Injected current on FT_xxx, TT_xx, RST	-5/+0 ⁽⁴⁾	
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins)	25	

- 1. All main power (V_{DD}, V_{DDA}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins.
- 3. Positive injection (when V_{IN} > V_{DDIOx}) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value
- 4. A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to Table 18. Voltage characteristics for the maximum allowed input voltage values.

DS14581 - Rev 2 page 41/134



5. When several inputs are submitted to a current injection, the maximum $\sum |I_{INJ(PIN)}|$ is the absolute sum of the negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 21. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	56	MIII
f _{PCLK}	Internal APB clock frequency	-	0	56	MHz
V_{DD}	Standard operating voltage	-	1.71 ⁽¹⁾	3.6	
		ADC or COMP used	1.62		
V_{DDA}	Analog supply voltage	OPAMP used	1.8	3.6	V
	0 1113	ADC, OPAMP, COMP not used	0		
V_{BAT}	Backup domain supply voltage	-	1.55	3.6	
		TT_xx I/Os	-0.3	V _{DDIOx} + 0.3	
V_{IN}	I/O input voltage	All I/Os except TT_xx pins -0.3 $\frac{\text{Min}(\text{Min}(\text{V}_{DD},\text{V}_{DDA}) + 3.5}{5.5)^{(2)(3)}}$			
	Ambient temperature for suffix 6	Maximum power dissipation		85	
T_A		Low-power dissipation ⁽⁴⁾	-40	105	
'A	Ambient temperature for suffix 3	Maximum power dissipation	-40	125	°C
	·	Low-power dissipation ⁽⁴⁾		130	
т.	Junction temperature range	Suffix 6 version	40	105	
TJ	Junction temperature range	Suffix 3 version	-40 130		

^{1.} When RESET is released, the functionality is guaranteed down to V_{BOR0} min.

6.3.2 Operating conditions at power-up / power-down

The parameters given in Table 22 are derived from tests performed under the ambient temperature condition summarized in Section 6.3.1: General operating conditions.

DS14581 - Rev 2 page 42/134

This formula has to be applied only on the power supplies related to the I/O structure described by the pin definition table. The maximum I/O input voltage is the smallest value between Min (V_{DD}, V_{DDA}) + 3.6 V and 5.5 V.

^{3.} For operation with voltage higher than Min (V_{DD}, V_{DDA}) + 0.3 V, the internal pull-up and pull-down resistors must be disabled.

^{4.} In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_J max (see Section 7.9: Package thermal characteristics).



Table 22. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
	V _{DD} rise time rate	-	0	∞	μs/V
t _{VDD}	V _{DD} fall time rate	ULPEN = 0	10	∞	μ5/ ν
	ADD rail fille rate	ULPEN = 1	100	∞	ms/V
t. con a	V _{DDA} rise time rate		0	∞	us/V
t _{VDDA}	V _{DDA} fall time rate	-	10	∞	μ5/ V

6.3.3 Embedded reset and power control block characteristics

The parameters given in Table 23. Embedded reset and power control block characteristics are derived from tests performed under the ambient temperature conditions summarized in Section 6.3.1: General operating conditions.

Table 23. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Uni
t _{RSTTEMPO} (2)	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V (2)	December 1 to 1 t	Rising edge	1.62	1.66	1.7	.,
V _{BOR0} ⁽²⁾	Brownout reset threshold 0	Falling edge	1.6	1.64	1.69	V
\/	Durant and the sale of the	Rising edge	2.06	2.1	2.14	V
V _{BOR1}	Brownout reset threshold 1	Falling edge	1.96	2	2.04	V
V _{BOR2}	Drawnout react threshold 2	Rising edge	2.26	2.31	2.35	V
VBOR2	Brownout reset threshold 2	Falling edge	2.16	2.20	2.24	V
V_{BOR3}	Drawnout react threshold 2	Rising edge	2.56	2.61	2.66	V
VBOR3	Brownout reset threshold 3	Falling edge	2.47	2.52	2.57	V
V _{BOR4}	Brownout reset threshold 4	Rising edge	2.85	2.90	2.95	V
V _{PVD0}	Brownout reset threshold 4	Falling edge	2.76	2.81	2.86	V
	Drogrammable veltage detector throughold 0	Rising edge	2.1	2.15	2.19	V
	Programmable voltage detector threshold 0	Falling edge	2	2.05	2.1	V
V _{PVD1}	PVD threshold 1	Rising edge	2.26	2.31	2.36	V
VPVD1	FVD tillesiloid 1	Falling edge	2.15	2.20	2.25	V
V _{PVD2}	PVD threshold 2	Rising edge	2.41	2.46	2.51	V
VPVD2	PVD threshold 2	Falling edge	2.31	2.36	2.41	V
V _{PVD3}	PVD threshold 3	Rising edge	2.56	2.61	2.66	V
VPVD3	FVD tileshold 3	Falling edge	2.47	2.52	2.57	V
V_{PVD4}	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
VPVD4	PVD tilleshold 4	Falling edge	2.59	2.64	2.69	V
V	DVD threehold 5	Rising edge	2.85	2.91	2.96	V
V_{PVD5}	PVD threshold 5	Falling edge	2.75	2.81	2.86	V
V	DVD threehold 6	Rising edge	2.92	2.98	3.04	V
V_{PVD6}	PVD threshold 6	Falling edge	2.84	2.90	2.96	V
V _{hyst BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	m\
*nyst_BORH0		Hysteresis in other mode	-	30	-	1

DS14581 - Rev 2 page 43/134



Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I _{DD} (BOR_PVD) ⁽²⁾	BOR (except BOR0) and PVD consumption from $V_{DD}^{(3)}$	-	-	1.1	1.6	μA
IDD (BOK_F VD)	BOR ⁽³⁾ (except BOR0) and PVD average consumption from V _{DD} with ENULP = 1	-	-	55	1000	nA
V _{PVM3}	V _{DDA} peripheral voltage monitoring	Rising edge	1.61	1.65	1.69	V
V PVM3	VDDA periprieral voltage monitoring	Falling edge	1.6	1.64	1.68	V
V	V _{DDA} peripheral voltage monitoring	Rising edge	1.78	1.82	1.86	V
V _{PVM4}	V _{DDA} peripheral voltage monitoring	Falling edge	1.77	1.81	1.85	V
V _{hyst_PVM3}	PVM3 hysteresis	-	-	10	-	mV
V _{hyst_PVM4}	PVM4 hysteresis	-	-	10	-	mV
I _{DD} (PVM1) ⁽²⁾	I _{DD} (PVM1) ⁽²⁾ PVM1 consumption from V _{DD}		-	0.2	-	μΑ
I _{DD} (PVM3/PVM4) ⁽²⁾	PVM3 and PVM4 consumption from V _{DD}	-	-	2	-	μΑ

- 1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.
- 2. Specified by design, not tested in production.
- 3. BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

6.3.4 Embedded voltage reference

The parameters given in Table 24. Embedded internal voltage reference are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Section 6.3.1: General operating conditions.

Table 24. Embedded internal voltage reference


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +130 °C	1.182	1.212	1.232	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	$V_{\mbox{\scriptsize REFINT}}$ buffer consumption from $V_{\mbox{\scriptsize DD}}$ when converted by ADC	-	-	12.5	20 ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-	5	7.5(2)	mV
T _{Coeff}	Temperature coefficient	-40°C < T _A < +130°C	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25°C	-	300	1000(2)	ppm
V _{DDCoeff}	Voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200(2)	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	
V _{REFINT_DIV2}	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	

- 1. The shortest sampling time can be determined in the application by multiple iterations.
- 2. Specified by design, not tested in production.

DS14581 - Rev 2 page 44/134



Figure 14. V_{REFINT} versus temperature



6.3.5 **Supply current characteristics**

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in Figure 13. Current consumption measurement scheme.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0503 reference manual).
- When the peripherals are enabled $f_{PCLK} = f_{HCLK}$

The parameters given in Table 25 to Table 42 are derived from tests performed under ambient temperature and supply voltage conditions summarized in Section 6.3.1: General operating conditions.

Table 25. Current consumption in Run and Low-power run modes, code with data processing running from flash memory, bypass mode, ART enabled (cache ON, prefetch OFF), HSE clock used as system clock

TBD stands for "to be defined".

Cumbal	Parameter	Conditions			Тур					Max ⁽¹⁾					Unit
Symbol	raiailletei	Clock source	Range	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				48 MHz	3.75	3.75	3.80	3.85	4.00	4.1	4.15	4.25	4.4	4.65	
			Pango 1	32 MHz	2.55	2.55	2.60	2.65	2.80	2.8	2.85	2.9	3.05	3.3	
			Range 1	24 MHz	1.95	1.95	2.00	2.05	2.15	2.15	2.15	2.25	2.35	2.6	
				16 MHz	1.35	1.35	1.40	1.45	1.55	1.45	1.5	1.55	1.7	1.9	
I _{DD (Run)}				16 MHz	1.10	1.15	1.15	1.20	1.30	1.25	1.25	1.3	1.4	1.65	
	Supply current in Run mode			8 MHz	0.615	0.625	0.655	0.700	0.795	0.68	0.7	0.755	0.85	1.055	
				4 MHz	0.360	0.375	0.395	0.440	0.535	0.4	0.415	0.465	0.56	0.76	
		f _{HCLK} = f _{HSE} , bypass mode, peripherals disabled	Range 2	2 MHz	0.235	0.240	0.265	0.310	0.405	0.26	0.275	0.325	0.41	0.615	mA
		F		1 MHz	0.170	0.180	0.200	0.245	0.345	0.19	0.2	0.25	0.34	0.54	
				400 kHz	0.135	0.145	0.165	0.205	0.300	0.145	0.16	0.205	0.295	0.495	
				100 kHz	0.115	0.120	0.145	0.185	0.280	0.125	0.14	0.185	0.275	0.475	
				2 MHz	0.160	0.165	0.200	0.235	0.340	TBD	TBD	TBD	TBD	TBD	
I _{DD (LPRun)}	Supply current in Low-power run		Low nower run	1 MHz	0.085	0.090	0.115	0.160	0.265	TBD	TBD	TBD	TBD	TBD	
	mode		Low-power run	400 kHz	0.040	0.045	0.070	0.120	0.220	TBD	TBD	TBD	TBD	TBD	
				100 kHz	0.020	0.025	0.055	0.095	0.200	TBD	TBD	TBD	TBD	TBD	

1. Evaluated by characterization, unless otherwise specified.



Cumbal	Parameter	Condition	ns		Тур					Max ⁽¹⁾					Unit
Symbol	Falanietei	Clock source	Range	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				48 MHz	3.75	3.80	3.90	4.00	4.15	4.1	4.25	4.45	4.6	4.95	
			Range 1	32 MHz	2.55	2.60	2.65	2.75	2.90	2.8	2.9	3	3.2	3.5	
			rvarige i	24 MHz	1.95	2.00	2.05	2.10	2.25	2.15	2.2	2.35	2.5	2.8	
I _{DD (Run)} Supply current in Run mode			16 MHz	1.35	1.35	1.40	1.50	1.60	1.45	1.55	1.6	1.75	2.05		
			16 MHz	1.10	1.15	1.20	1.25	1.35	1.25	1.3	1.35	1.5	1.75		
			8 MHz	0.605	0.615	0.650	0.705	0.815	0.735	0.755	0.765	0.865	1.1		
				4 MHz	0.355	0.365	0.395	0.445	0.555	0.435	0.44	0.475	0.575	0.81	
		f _{HCLK} = f _{MSI} ,peripherals disabled	Range 2	2 MHz	0.235	0.245	0.270	0.315	0.430	0.295	0.305	0.34	0.43	0.66	mA
				1 MHz	0.170	0.190	0.205	0.255	0.365	0.23	0.235	0.275	0.36	0.585	
				400 kHz	0.135	0.145	0.165	0.215	0.320	0.19	0.2	0.24	0.31	0.54	
				100 kHz	0.115	0.120	0.145	0.195	0.305	0.17	0.18	0.235	0.29	0.52	
				2 MHz	0.155	0.165	0.195	0.245	0.360	TBD	TBD	TBD	TBD	TBD	
lee « ee	Supply ourrent in Low power run mode		Low power rup	1 MHz	0.085	0.095	0.120	0.170	0.290	TBD	TBD	TBD	TBD	TBD	
IDD (LPRun)	Supply current in Low-power run mode		0.245	TBD	TBD	TBD	TBD	TBD							
				100 kHz	0.020	0.025	0.055	0.105	0.220	TBD	TBD	TBD	TBD	TBD	

^{1.} Evaluated by characterization, unless otherwise specified.



Table 27. Current consumption in Run and Low-power run modes, code with data processing running from flash memory, bypass mode, ART disabled (cache ON, prefetch OFF), HSE clock used as system clock

Cumbal	Parameter	Conditions	s		Тур					Max ⁽¹⁾					Unit
Symbol	Parameter	Clock source	Range	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				48 MHz	4.05	4.05	4.15	4.20	4.35	4.45	4.5	4.65	4.85	5.1	
			Range 1	32 MHz	2.75	2.80	2.85	2.90	3.05	3.05	3.1	3.2	3.35	3.6	
			Range	24 MHz	2.40	2.40	2.45	2.50	2.65	2.6	2.65	2.8	2.9	3.2	
				16 MHz	1.65	1.65	1.70	1.75	1.90	1.8	1.85	1.95	2.05	2.3	
				16 MHz	1.20	1.20	1.25	1.30	1.40	1.3	1.35	1.4	1.5	1.75	
I _{DD (Run)}	Supply current in Run mode			8 MHz	0.730	0.745	0.775	0.820	0.920	0.805	0.83	0.89	0.985	1.2	
				4 MHz	0.420	0.430	0.455	0.500	0.595	0.46	0.48	0.535	0.625	0.83	
		f _{HCLK} = f _{HSE} , bypass mode , peripherals disabled	Range 2	2 MHz	0.265	0.270	0.295	0.340	0.435	0.29	0.305	0.355	0.445	0.65	mA
		p-11-p-11-11-11-11-11-11-11-11-11-11-11-		1 MHz	0.185	0.195	0.215	0.260	0.355	0.205	0.22	0.27	0.355	0.555	
				400 kHz	0.140	0.145	0.170	0.210	0.310	0.15	0.165	0.215	0.3	0.505	
				100 kHz	0.115	0.120	0.145	0.190	0.285	0.125	0.14	0.19	0.275	0.475	
				2 MHz	0.195	0.200	0.230	0.275	0.375	TBD	TBD	TBD	TBD	TBD	
	Supply current in Low-power run		Low power	1 MHz	0.105	0.110	0.135	0.180	0.285	TBD	TBD	TBD	TBD	TBD	
I _{DD} (LPRun)	mode	po	Low-power run	400 kHz	0.050	0.055	0.090	0.125	0.230	TBD	TBD	TBD	TBD	TBD	
				100 kHz	0.020	0.025	0.050	0.100	0.200	TBD	TBD	TBD	TBD	TBD	

^{1.} Evaluated by characterization, unless otherwise specified.



Table 28. Current consumption in Run and Low-power run modes, code with data processing running from flash memory, bypass mode, ART disabled (cache ON, prefetch OFF), MSI clock used as system clock

Completed	Parameter	Condition	ıs				Тур					Max ⁽¹)		Unit
Symbol	Parameter	Clock source	Range	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				48 MHz	4.05	4.10	4.25	4.35	4.50	4.45	4.6	4.85	5.05	5.45	
			Range 1	32 MHz	2.75	2.80	2.90	3.00	3.15	3.1	3.15	3.3	3.5	3.85	
			Range	24 MHz	2.35	2.45	2.50	2.60	2.75	3	3.05	3.05	3.05	3.4	
				16 MHz	1.65	1.70	1.75	1.80	1.95	1.8	1.9	2	2.15	2.45	
				16 MHz	1.20	1.20	1.25	1.30	1.45	1.3	1.35	1.45	1.6	1.85	
I _{DD (Run)}	Supply current in Run mode			8 MHz	0.720	0.735	0.765	0.820	0.945	0.95	1	1	1	1.25	
				4 MHz	0.415	0.425	0.455	0.505	0.620	0.49	0.5	0.54	0.645	0.85	
		f _{HCLK} = f _{MSI} , peripherals disabled	Range 2	2 MHz	0.260	0.270	0.300	0.350	0.460	0.335	0.345	0.4	0.465	0.7	mA
				1 MHz	0.185	0.195	0.220	0.270	0.380	0.255	0.26	0.295	0.375	0.65	
				400 kHz	0.140	0.145	0.170	0.220	0.330	0.195	0.2	0.24	0.32	0.6	
				100 kHz	0.115	0.125	0.150	0.195	0.305	0.175	0.185	0.225	0.29	0.6	
				2 MHz	0.190	0.200	0.235	0.285	0.405	TBD	TBD	TBD	TBD	TBD	
lon a pp	Supply current in Low-power run mode		Low power rup	1 MHz	0.105	0.110	0.140	0.190	0.310	TBD	TBD	TBD	TBD	TBD	
I _{DD} (LPRun)	Supply current in Low-power full mode		Low-power run	400 kHz	0.045	0.055	0.080	0.135	0.250	TBD	TBD	TBD	TBD	TBD	
				100 kHz	0.020	0.030	0.055	0.105	0.225	TBD	TBD	TBD	TBD	TBD	

^{1.} Evaluated by characterization, unless otherwise specified.



Table 29. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1, bypass mode, HSE clock used as system clock

Cumbal	Parameter	Condition	s				Тур					Max ⁽¹)		Unit
Symbol	Parameter	Clock source	Range	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				48 MHz	3.40	3.40	3.45	3.55	3.65	3.7	3.8	3.9	4.05	4.3	
			Range 1	32 MHz	2.30	2.35	2.35	2.45	2.55	2.5	2.6	2.65	2.8	3.05	
			Range	24 MHz	1.75	1.80	1.80	1.90	2.00	1.95	1.95	2.05	2.2	2.45	
				16 MHz	1.20	1.25	1.25	1.30	1.45	1.35	1.35	1.45	1.55	1.8	
				16 MHz	1.00	1.05	1.05	1.10	1.20	1.1	1.15	1.2	1.3	1.55	
I _{DD (Run)}	Supply current in Run mode			8 MHz	0.565	0.575	0.605	0.650	0.750	0.62	0.645	0.7	0.795	1	
				4 MHz	0.335	0.345	0.375	0.415	0.510	0.37	0.385	0.44	0.53	0.735	
		f _{HCLK} = f _{HSE} , bypass mode , peripherals disabled	Range 2	2 MHz	0.225	0.235	0.255	0.295	0.395	0.245	0.26	0.31	0.4	0.6	mA
		p p		1 MHz	0.165	0.170	0.195	0.240	0.335	0.18	0.195	0.245	0.335	0.535	
				400 kHz	0.130	0.140	0.160	0.205	0.300	0.145	0.16	0.205	0.295	0.495	
				100 kHz	0.115	0.120	0.145	0.185	0.280	0.125	0.135	0.185	0.275	0.475	
				2 MHz	0.069	0.075	0.100	0.140	0.255	TBD	TBD	TBD	TBD	TBD	
	Supply current in Low-power run		Low power rup	1 MHz	0.037	0.044	0.068	0.115	0.215	TBD	TBD	TBD	TBD	TBD	
I _{DD} (LPRun)	mode		Low-power run	400 kHz	0.018	0.024	0.049	0.095	0.200	TBD	TBD	TBD	TBD	TBD	
				100 kHz	0.008	0.015	0.040	0.085	0.190	TBD	TBD	TBD	TBD	TBD	

^{1.} Evaluated by characterization, unless otherwise specified.



Cumbal	Parameter	Condition	ıs				Тур					Max ⁽¹)		Unit
Symbol	Parameter	Clock source	Range	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				48 MHz	3.35	3.45	3.50	3.60	3.80	3.7	3.85	4	4.2	4.55	
			Pango 1	32 MHz	2.30	2.35	2.40	2.50	2.65	2.5	2.6	2.75	2.95	3.25	
			Range 1	24 MHz	1.75	1.80	1.85	1.90	2.05	1.95	2	2.1	2.3	2.6	
				16 MHz	1.20	1.25	1.30	1.35	1.50	1.35	1.4	1.5	1.65	1.9	
				16 MHz	1.00	1.05	1.10	1.15	1.25	1.15	1.15	1.25	1.4	1.65	
I _{DD (Run)}	Supply current in Run mode			8 MHz	0.550	0.565	0.595	0.645	0.760	0.65	0.7	0.695	0.805	1.045	
				4 MHz	0.330	0.340	0.370	0.420	0.530	0.41	0.45	0.44	0.545	0.78	
		f _{HCLK} = f _{MSI} , peripherals disabled	Range 2	2 MHz	0.220	0.235	0.255	0.305	0.415	0.29	0.29	0.32	0.42	0.65	mA
				1 MHz	0.165	0.170	0.200	0.250	0.360	0.225	0.23	0.27	0.355	0.58	
				400 kHz	0.130	0.140	0.165	0.210	0.320	0.18	0.195	0.24	0.31	0.535	
				100 kHz	0.115	0.120	0.145	0.195	0.305	0.165	0.18	0.23	0.29	0.52	
				2 MHz	0.068	0.075	0.100	0.155	0.275	TBD	TBD	TBD	TBD	TBD	
loo « pp)	Supply current in Low-power run mode		Low-power run	1 MHz	0.038	0.045	0.072	0.125	0.240	TBD	TBD	TBD	TBD	TBD	
IDD (LPRun)	Supply current in Low-power full mode		Low-power run	400 kHz	0.018	0.024	0.051	0.105	0.220	TBD	TBD	TBD	TBD	TBD	
				100 kHz	0.009	0.015	0.042	0.095	0.210	TBD	TBD	TBD	TBD	TBD	

^{1.} Evaluated by characterization, unless otherwise specified.

Table 31. Typical current consumption in Run and Low-power run modes, with different codes running from flash memory, ART enabled (cache ON, prefetch OFF)

				Conditions	Тур	ical cor	sumptio	on	Тур	ical cons	sumptic	n	Ту	pical c	onsum	otion
Symbol	Parameter	Clock source	Range	Code		25 °C,	1.8 V			25 °C, 3	3.0 V			25 °	C, 3.6 V	
				Coremark	3610		75		3750		78		3790		79	
				Reduced code	3780		79		3930		82		3970		83	
			Range 1, 48 MHz	Dhrystone 2.1	3560		74		3710		77		3750		78	
	Supply	f _{HCLK} = f _{MSI} , all		Fibonacci	3630		76	μA/	3770		79	μ A /	3800		79	μA/
I _{DD} (Run)	current in Run mode	peripherals		While(1)	2500	μA	52	MHz	2600	μA	54	MHz	2630	μA	55	MHz
		disabled		Coremark	1080		68		1120		70		1130		71	
			Range 2, 16 MHz	Reduced code	1130		71		1180		74		1190		74	
			10 10112	Dhrystone 2.1	1080		68		1120		70		1130		71	

STM32U031x4/6/8
Electrical characteristics

15

				Conditions	Тур	ical coı	nsumptio	on	Тур	ical cons	sumptio	n	Ту	pical c	onsum	ption
Symbol	Parameter	Clock source	Range	Code		25 °C,	1.8 V			25 °C, 3	3.0 V			25 °C	C, 3.6 V	
I _{DD (Run)}	Supply current in		Range 2,	Fibonacci	1090		68		1120		70		1140		71	
יטט (Run)	Run mode		16 MHz	While(1)	780		49		810		51		820		51	
		f _{HCLK} = f _{MSI} ,		Coremark	150		75	uA/	160		80	μA/	160		80	μΑ/
	Supply	all peripherals	Low-	Reduced code	160	μA	80	MHz	160	μA	80	MHz	160	μA	80	MHz
I _{DD (LPRun)}	current in Low-power	disabled	power run,	Dhrystone 2.1	150		75		150		75		160		80	
	run mode		2 MHz	Fibonacci	150		75		160		80		160		80	
				While(1)	110		55		110		55		110		55	

Table 32. Typical current consumption in Run and Low-power run modes, with different codes running from flash memory, ART disabled

				Conditions	Тур	ical co	nsumptio	on	Ту	pical con	sumptior	า	Ту	pical c	onsum	otion
Symbol	Parameter	Clock source	Range	Code		25 °C,	1.8 V			25 °C,	3.0 V			25 °	C, 3.6 V	
				Coremark	3870		81		4040		84		4090		85	
				Reduced code	4010		84		4180		87		4220		88	
			Range 1, 48 MHz	Dhrystone 2.1	3870		81		4030		84		4080		85	
				Fibonacci	3930		82		4110		86		4160		87	
	Supply			While(1)	2500		52		2600		54		2630		55	
I _{DD} (Run)	current in Run mode			Coremark	1150		72		1190		74		1210		76	
		f _{HCLK} = f _{MSI} ,		Reduced code	1190		74		1240		78	1	1260		79	
		all peripherals	Range 2, 16 MHz	Dhrystone 2.1	1150	μΑ	72	μΑ/ MHz	1200	μA	75	μΑ/ MHz	1210	μΑ	76	μΑ/ MHz
		disabled		Fibonacci	1160		73	IVITIZ	1210		76	IVITIZ	1230		77	IVITIZ
				While(1)	780		49		810		51		820		51	
				Coremark	190		95		190		95		190		95	
	Supply		Low-	Reduced code	190		95		200		100		200		100	
I _{DD (LPRun)}	current in Low-power		power run,	Dhrystone 2.1	190		95		190		95		190		95	
	run mode		2 MHz	Fibonacci	200		100		210		105		210		105	
				While(1)	110		55		110		55		110		55	

3

Table 33. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

				Conditions	Тур	ical co	nsumpti	on	Ту	pical con	sumption	ì	Ту	pical c	onsum	ption
Symbol	Parameter	Clock source	Range	Code		25 °C,	1.8 V			25 °C,	3.0 V			25 °	C, 3.6 V	
				Coremark	3250		68		3370		70		3410		71	
				Reduced code	3300		69		3430		71		3460		72	
			Range 1, 48 MHz	Dhrystone 2.1	3190		66		3310		69		3350		70	
				Fibonacci	3450		72		3590		75		3630		76	
I _{DD (Run)} curre	Supply			While(1)	2660		55		2760		58		2790		58	
	Run mode			Coremark	980		61		1020		64		1030		64	
		f _{HCLK} = f _{MSI} ,		Reduced code	1000		63		1040		65	.,	1050		66	
		all peripherals	Range 2, 16 MHz	Dhrystone 2.1	970	μΑ	61	μA/ MHz	1000	μΑ	63	μΑ/ MHz	1010	μΑ	63	μΑ/ MHz
		disabled		Fibonacci	1030		64	IVITIZ	1070		67	IVITIZ	1080		68	IVITIZ
				While(1)	830		52		860		54		860		54	
				Coremark	130		65		130		65		130		65	
	Supply		Low-	Reduced code	130		65		140		70		140		70	
I _{DD (LPRun)}	current in Low-power		power run,	Dhrystone 2.1	130		65		130		65		130		65	
	run mode		2 MHz	Fibonacci	140		70		140		70		140		70	
				While(1)	110		55		110		55	1	110		55	

Table 34. Current consumption in Sleep and Low-power sleep modes, flash memory ON, HSE clock used as system clock

Comple ed	Barrantar	Conditions					TYP				MAX	(DS ro	unded)		Unit
Symbol	Parameter			fHCLK	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				48 MHz	1.15	1.2	1.2	1.3	1.4	1.3	1.3	1.4	1.5	1.75	
			Pango 1	32 MHz	0.83	0.845	0.8	0.95	1.05	0.905	0.935	1	1.1	1.35	
			Range 1	24 MHz	0.65	0.665	0.695	0.745	0.86	0.71	0.74	0.805	0.915	1.15	
				16 MHz	0.475	0.485	0.52	0.57	0.69	0.525	0.545	0.61	0.715	0.945	
	Our about a surrout in Observation de	£ _£ maninhanala disabbad		16 MHz	0.42	0.425	0.455	0.5	0.6	0.46	0.48	0.53	0.63	0.835	
IDD (Sleep)	Supply current in Sleep mode	$f_{HCLK} = f_{HSE}$, peripherals disabled		8 MHz	0.265	0.275	0.295	0.34	0.44	0.29	0.31	0.36	0.45	0.655	mA
			D	4 MHz	0.185	0.195	0.22	0.26	0.36	0.205	0.22	0.27	0.36	0.56	
			Range 2	2 MHz	0.145	0.155	0.18	0.22	0.32	0.16	0.175	0.225	0.315	0.515	
				1 MHz	0.13	0.135	0.16	0.2	0.295	0.14	0.155	0.205	0.29	0.49	
				400 kHz	0.115	0.125	0.145	0.19	0.285	0.125	0.14	0.19	0.28	0.48	

Cumbal	Dovemeter	Conditions					TYP				MAX	(DS ro	unded)		Unit
Symbol	Parameter			f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
I _{DD} (Sleep)	Supply current in Sleep mode		Range 2	100 kHz	0.11	0.115	0.145	0.185	0.28	0.12	0.135	0.185	0.275	0.475	
				2 MHz	0.055	0.062	0.087	0.135	0.235	TBD	TBD	TBD	TBD	TBD	
Inn « nos	Supply current in Low-power sleep mode	f_{HCLK} = f_{HSE} , peripherals disabled	LP Sleep	1 MHz	0.033	0.039	0.065	0.11	0.215	TBD	TBD	TBD	TBD	TBD	mA
IDD (LPSleep)	Supply current in Low-power sleep mode		гг овеер	400 kHz	0.02	0.026	0.052	0.1	0.2	TBD	TBD	TBD	TBD	TBD	
				100 kHz	0.013	0.02	0.045	0.09	0.195	TBD	TBD	TBD	TBD	TBD	

Table 35. Current consumption in Sleep and Low-power sleep modes, flash memory ON, MSI clock used as system clock

O make at	Damastan	Con	ditions				Тур					Max			
Symbol	Parameter	Clock source	Range	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	Unit
				48 MHz	1.15	1.20	1.25	1.35	1.40	1.3	1.35	1.4	1.55	1.8	
			Dange 1	32 MHz	0.825	0.845	0.90	0.95	1.05	0.905	0.945	1	1.15	1.4	
			Range 1	24 MHz	0.650	0.665	0.700	0.750	0.87	0.71	0.745	0.82	0.93	1.15	
				16 MHz	0.480	0.490	0.525	0.575	0.69	0.53	0.55	0.62	0.725	0.96	
				16 MHz	0.420	0.430	0.460	0.505	0.605	0.47	0.485	0.545	0.64	0.845	
I _{DD} (Sleep)	Supply current in Run mode			8 MHz	0.250	0.260	0.285	0.330	0.425	0.295	0.305	0.345	0.435	0.64	
				4 MHz	0.180	0.190	0.215	0.255	0.355	0.225	0.235	0.27	0.355	0.555	
		f _{HCLK} = f _{MSI} , peripherals disabled	Range 2	2 MHz	0.145	0.155	0.175	0.220	0.315	0.19	0.2	0.24	0.315	0.515	mA
				1 MHz	0.130	0.135	0.160	0.200	0.300	0.175	0.19	0.235	0.295	0.495	
				400 kHz	0.115	0.120	0.145	0.190	0.285	0.165	0.175	0.22	0.275	0.48	
				100 kHz	0.110	0.115	0.145	0.185	0.290	0.155	0.17	0.22	0.275	0.475	
				2 MHz	0.054	0.060	0.086	0.135	0.235	TBD	TBD	TBD	TBD	TBD	
	Supply ourrent in Law power run made		Low-power sleep	1 MHz	0.034	0.040	0.066	0.115	0.215	TBD	TBD	TBD	TBD	TBD	
DD (LPSleep)	Supply current in Low-power run mode		mode	400 kHz	0.019	0.026	0.051	0.100	0.200	TBD	TBD	TBD	TBD	TBD	
				100 kHz	0.013	0.020	0.045	0.090	0.195	TBD	TBD	TBD	TBD	TBD	

Table 36. Current consumption in Sleep and Low-power sleep modes, flash memory in power-down mode

Cumbal	Dovometov	Conditions				Тур					Max			Unit
Symbol	Parameter	Clock source	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
		f f and the same of the shift of	2 MHz	53.5	60.5	86.0	130	235	TBD	TBD	TBD	TBD	TBD	
IDD (LPSleep)	Supply current in Low-power sleep mode	$f_{HCLK} = f_{MSI}$, peripherals disabled	1 MHz	33.5	40.5	66.0	110	215	TBD	TBD	TBD	TBD	TBD	μA

١
ı
ı
ı
ı
ı
ı
ı

Symbol	Parameter	Conditions				Тур					Max			Unit
Symbol	Farameter	Clock source	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
Inn (Lesioon)	(LPSleep) Supply current in Low-power sleep mode	f _{HCLK} = f _{MSI} , peripherals disabled	400 kHz	19.5	26.0	51.0	98.0	200	TBD	TBD	TBD	TBD	TBD	μA
-DD (LPSIeep)		-HOLK INISI, PS.IPHOIGIO GIOGOIGA	100 kHz	13.5	20.0	45.5	92.0	195	TBD	TBD	TBD	TBD	TBD	μ, τ

Table 37. Current consumption in Stop 0 mode

Cumbal	Parameter	Conditions			Тур					Max			Unit
Symbol	rarameter	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
		1.8 V	100	105	130	170	265	250	265	325	430	660	
		2.4 V	100	110	130	175	270	255	270	330	435	680	
I _{DD} (Stop 0)	Supply current in Stop 0 mode, RTC disabled	3.0 V	105	110	130	175	275	260	275	330	440	690	μA
(Stop 0)		3.3 V	105	110	135	175	275	260	275	335	440	695	
		3.6 V	105	110	135	180	280	265	280	335	445	700	

Table 38. Current consumption in Stop 1 mode

Symbol	Parameter	Conditio	ns				Тур					Max			Unit
Symbol	Parameter	-	-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	Unit
				1.8 V	2.00	7.20	29.0	70.0	160	5.05	19.0	72.0	175	400	
				2.4 V	2.10	7.20	29.0	71.0	165	5.05	19.0	72.0	175	415	
			EN_ULP = 1	3.0 V	2.10	7.20	29.0	71.5	170	5.05	19.0	73.5	180	425	
				3.3 V	2.10	7.80	29.5	71.5	170	5.05	19.0	73.5	180	430	
	Supply current in Stop 1 mode, RTC	LCD disabled		3.6 V	2.10	7.90	29.5	72.5	175	5.05	20.0	74.5	180	435	
I _{DD} (Stop 1)	disabled	LOD disabled		1.8 V	2.00	7.20	29.0	70.5	160	5.05	19.0	72.0	175	395	
				2.4 V	2.10	7.20	29.0	71.0	165	5.05	19.0	72.0	175	415	
			EN_ULP = 0	3.0 V	2.10	7.20	29.0	71.5	170	5.05	19.0	73.5	180	425	μA
				3.3 V	2.10	7.80	29.0	71.5	170	6.05	19.0	73.5	180	430	
				3.6 V	2.10	7.90	29.5	72.5	170	6.05	20.0	74.5	180	430	
				1.8 V	2.30	8.90	33.5	83.5	205	6.00	20.0	83.5	210	515	
				2.4 V	2.40	9.00	33.5	84.5	210	6.00	20.0	83.5	210	520	
	Supply current in Stop 1 mode, RTC enabled	RTC clocked by LSI	EN_ULP = 0, LPCAL = 1	3.0 V	2.50	8.10	34.0	85.5	210	6.00	20.0	85.5	215	530	
				3.3 V	2.60	8.80	34.0	86.0	215	7.00	21.0	85.5	215	535	
				3.6 V	2.65	8.90	34.5	87.0	215	7.05	21.0	86.5	215	540	



	.	Conditio	ns				Тур					Max			
Symbol	Parameter	-		V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	Unit
				1.8 V	2.10	7.50	27.5	65.0	140	5.00	19.0	69.0	160	355	
				2.4 V	2.20	7.50	27.0	65.5	150	6.00	19.0	69.0	165	375	
			EN_ULP = 0, LPCAL = 1	3.0 V	2.30	7.10	27.5	65.5	150	6.00	19.0	70.0	165	380	
				3.3 V	2.30	7.20	27.5	66.0	155	6.00	19.0	70.0	165	385	
		RTC clocked by LSE, bypassed		3.6 V	2.35	7.80	28.0	66.5	155	6.05	19.0	70.0	165	390	
		at 32768 Hz		1.8 V	2.30	7.20	27.0	65.0	140	6.00	19.0	69.0	160	355	
				2.4 V	2.40	7.80	27.5	65.0	150	6.00	19.0	69.0	165	375	
			LPCAL = 0	3.0 V	2.60	7.90	27.5	66.0	155	7.00	20.0	70.0	165	385	
				3.3 V	2.60	8.10	28.0	66.5	155	7.00	20.0	70.0	165	385	
				3.6 V	2.75	8.20	28.0	67.0	155	7.05	20.0	70.0	165	390	
Symbol Parameter				1.8 V	2.30	8.90	33.0	79	180	5.00	20.0	82.0	195	430	
	185	6.00	20.0	83.5	200	455									
I _{DD} (Stop 1)		Parameter	200	470	μA										
				3.3 V	2.70	8.90	34.0	81.5	180	7.00	21.0	85.5	205	470	
				3.6 V	2.90	9.00	34.5	82.5	200	7.05	21.0	87.5	205	475	
				1.8 V	2.20	8.20	32.5	79	175	6.00	20.0	82.0	195	430	
				2.4 V	2.20	8.80	33.5	78.5	180	6.00	20.0	83.5	195	455	
			EN_ULP = 0, LPCAL = 1	3.0 V	2.20	8.90	33.5	80	185	6.00	20.0	84.5	200	465	
				3.3 V	2.30	9.00	34.0	81	190	6.00	20.0	85.5	200	465	
				3.6 V	2.45	8.10	34.0	82	185	6.05	20.0	85.5	205	470	
				1.8 V	2.20	8.20	32.5	79	175	5.00	20.0	82.0	195	430	
				2.4 V	2.20	8.80	33.0	78	180	6.00	20.0	83.5	195	455	
				3.0 V	2.20	8.90	33.5	79.5	185	6.00	20.0	84.5	200	355 375 380 385 390 355 375 385 385 390 430 455 470 470 475 430 455 465 465 470 430	
			2. 0, .2	3.3 V	2.30	9.00	34.0	81	190	6.00	20.0	69.0 165 375 70.0 165 380 70.0 165 385 70.0 165 390 69.0 160 355 69.0 165 385 70.0 165 385 70.0 165 390 82.0 195 430 83.5 200 455 85.5 205 470 87.5 205 475 82.0 195 430 83.5 195 455 84.5 200 465 85.5 205 470 82.0 195 430 83.5 195 455 84.5 200 465 85.5 205 470 82.0 195 430 83.5 195 455 84.5 200 465 85.5 200 465 85.5 200	465		
				3.6 V	2.45	8.10	34.0	82	185	6.05	20.0	85.5	205	470	

Table 39. Current consumption in Stop 2 mode

Completel	Damanadan	Condition	ons				Тур					Max			I I m i A
Symbol	Parameter	-	-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	Unit
	Supply current in Stop 2 mode, RTC		5N 1115 4	1.8 V	515	1650	7400	18000	42500	1300	4150	18500	44500	100500	
IDD (Stop 2)	disabled	-	EN_ULP = 1	2.4 V	535	1800	7750	18500	45000	1350	4450	19500	46500	110000	nA



	Unit
°C	Ullit
000	
000	
000	nA
000	

Complete	Paramatan.	Condition	ons				Тур					Max			Unit
Symbol	Parameter	-	-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
			EN_ULP = 0, LPCAL = 1	3.6 V	870	2150	8750	21000	53000	2200	5400	22000	53000	130000	
				1.8 V	630	1900	8500	21500	53000	1550	4800	21000	53500	130000	
I _{DD (Stop 2)}	Supply current in Stop 2 mode, RTC	RTC clocked by LSE quartz in low-drive mode		2.4 V	680	2100	8900	22500	56000	1700	5200	22000	56000	140000	nA
	enabled	low-drive mode	EN_ULP = 1, LPCAL = 1	3.0 V	740	2300	9400	23500	59500	1850	5750	23500	59000	150000	
				3.3 V	805	2450	9750	24500	61500	2000	6100	24500	61000	155000	
				3.6 V	860	2600	10000	25500	64000	2150	6500	25000	63500	160000	

Table 40. Current consumption in Standby mode

Comple of	Barrantar	Conditions					Тур					Max			Hait
Symbol	Parameter	-	-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	Unit
				1.8 V	32.5	225	1900	4350	11000	81	560	4700	11000	27500	
				2.4 V	50.5	305	1950	5100	13000	125	760	4900	12500	32500	
			EN_ULP = 1	3.0 V	70.5	410	2550	5850	15000	175	1000	6300	14500	37500	
				3.3 V	83.0	470	2800	6250	16000	210	1150	7050	15500	40000	
		No in dependent water de a		3.6 V	110	545	3050	6750	17000	275	1350	7700	17000	43000	
		No independent watchdog		1.8 V	97.5	245	1200	3700	10500	245	620	3050	9250	26000	
	Supply current in Standby			2.4 V	110	280	1350	4150	12000	275	705	3450	10500	30500	
I _{DD} (Standby)	mode (backup registers		EN_ULP = 0	3.0 V	125	320	1550	4750	14000	310	805	3900	12000	35000	
	retained), RTC disabled			3.3 V	135	350	1700	5100	15000	335	875	4250	12500	37500	
				3.6 V	150	395	1850	5500	16000	375	985	4600	13500	40000	
				1.8 V	190	340	1250	3550	10500	480	850	3100	8850	25000	nA
				2.4 V	215	385	1450	4000	11500	535	960	3600	10000	29000	
		Independent watchdog	EN_ULP = 0	3.0 V	240	430	1600	4550	13000	600	1100	4050	11500	33000	
				3.3 V	255	470	1750	4850	14000	640	1150	4350	12000	35000	
				3.6 V	280	515	1900	5250	15000	700	1300	4700	13000	37500	
				1.8 V	190	340	1250	3500	10500	480	845	3100	8800	25500	
				2.4 V	215	380	1400	4000	11500	535	955	3550	10000	29000	
I _{DD} (Standby with RTC)	-	RTC clocked by LSI, no independent watchdog	EN_ULP = 0	3.0 V	240	435	1600	4550	13000	600	1100	4050	11500	32500	
I _{DD} (Standby)				3.3 V	255	470	1750	4850	14000	640	1150	4350	12000	35000	
I _{DD} (Standby) mo				3.6 V	280	515	1900	5300	15000	705	1300	4700	13000	37500	

	<u> </u>	Conditions	;				Тур					Max			
Symbol	Parameter		-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	Unit
				1.8 V	195	340	1250	3500	10000	485	855	3100	8800	25500	
				2.4 V	215	385	1400	4000	11500	545	965	3550	10000	29000	
		RTC clocked by LSI, independent watchdog		3.0 V	245	440	1600	4550	13000	615	1100	4050	11500	32500	
				3.3 V	260	475	1750	4850	14000	655	1200	4350	12000	35000	
			EN ULP = 0	3.6 V	285	525	1900	5300	15000	715	1300	4700	13000	37500	
				1.8 V	150	295	1200	3550	10500	370	740	3000	8850	25500	
				2.4 V	195	360	1400	4050	11500	485	905	3500	10000	29000	
		RTC clocked by LSE, bypassed at 32768 Hz		3.0 V	240	435	1650	4650	13500	605	1100	4100	11500	33500	
				3.3 V	270	485	1800	5000	14000	680	1200	4450	12500	35500	
				3.6 V	315	550	1950	5400	15000	785	1400	4900	13500	38000	
				1.8 V	445	570	1750	4950	14000	1100	1450	4350	12500	35500	
				2.4 V	495	700	2050	5750	16500	1250	1750	5100	14500	41500	
I _{DD} (Standby with RTC)	-		EN_ULP = 0, LPCAL = 0	3.0 V	580	855	2350	6650	19000	1450	2150	5950	16500	48000	
				3.3 V	690	950	2550	7200	20500	1700	2350	6450	18000	52000	
				3.6 V	775	1050	2800	7950	22500	1950	2650	7050	20000	56000	nA
				1.8 V	220	410	1600	4650	13500	550	1050	3950	11500	33500	
				2.4 V	260	475	1800	5200	15000	650	1200	4500	13000	37500	
		RTC clocked by LSE quartz in low- drive mode	EN_ULP = 0, LPCAL = 1	3.0 V	290	550	2050	5850	16500	730	1350	5150	14500	42000	
				3.3 V	350	595	2200	6250	17500	870	1500	5550	15500	44000	
				3.6 V	385	665	2400	6700	19000	960	1650	6050	16500	47000	
				1.8 V	160	390	2250	6400	18500	400	980	5650	16000	46000	
				2.4 V	210	505	2650	7500	21500	525	1250	6650	19000	54000	
			EN_ULP = 1, LPCAL = 1	3.0 V	240	650	3100	8700	25000	605	1600	7800	21500	63000	
				3.3 V	300	735	3350	9350	27000	745	1850	8400	23500	67500	
				3.6 V	340	840	3650	10000	29000	855	2100	9150	25500	73000	
				1.8 V	89.0	135	400	9250	23000	175	3350	9500	23000	53000	
				2.4 V	90.0	135	400	9250	22000	180	3350	10000	23000	53500	
I _{DD} (SRAM2)	Supply current to be adde	d in Standby mode when SRAM2 is retained	-	3.0 V	90.0	135	410	9300	21500	180	3400	10000	23500	54000	
				3.3 V	90.0	135	410	9350	21500	180	3400	10000	23500	54500	
				3.6 V	90.5	135	415	9350	22500	185	3450	10500	24000	56500	

Table 41. Current consumption in Shutdown mode

		Cond	litions				Тур					Max			
Symbol	Parameter	-	-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	Unit
				1.8 V	16.0	91.5	640	2200	6750	40	230	1600	5450	17000	
				2.4 V	42.5	140	765	2550	8250	105	345	1900	6350	20500	
I _{DD} (Shutdown)	Supply current in Shutdown mode (backup registers retained), RTC disabled	-	EN_ULP = 0	3.0 V	50.0	165	900	2900	9500	125	410	2250	7300	23500	
	· · · ·			3.3 V	52.0	175	975	3150	10000	130	445	2450	7850	25500	
				3.6 V	64.0	210	1100	3450	11000	160	525	2750	8600	27500	
				1.8 V	64.0	145	665	2100	6950	160	365	1650	5250	17500	
				2.4 V	120	215	830	2500	7950	300	535	2050	6250	20000	
		RTC clocked by LSE bypassed at 32768 Hz	-	3.0 V	165	280	990	2900	9050	415	700	2450	7200	22500	
				3.3 V	190	310	1100	3150	9800	475	780	2750	7850	24500	
				3.6 V	225	370	1250	3450	10500	565	930	3100	8650	26500	nA
				1.8 V	335	415	1050	3750	11500	840	1050	2750	9350	29000	
				2.4 V	340	540	1300	4400	14500	850	1350	3300	11000	35500	
I _{DD} (Shutdown with RTC)	Supply current in Shutdown mode (backup registers retained), RTC enabled		EN_ULP = 0, LPCAL = 0	3.0 V	400	680	1600	5150	17000	1000	1700	3950	13000	42000	
				3.3V	605	760	1750	5650	18500	1500	1900	4400	14000	46000	
		RTC clocked by LSE		3.6 V	685	865	1950	6150	19500	1700	2150	4900	15500	49500	
		quartz		1.8 V	195	250	930	2950	9750	490	630	2350	7400	24500	
				2.4 V	215	320	1050	3300	10500	540	800	2750	8300	26500	
			EN_ULP = 0, LPCAL = 1	3.0 V	215	375	1100	3750	11500	590	945	3200	9350	29500	
				3.3 V	235	410	1400	4000	12500	665	1050	3500	10000	31000	
I _{DD} (Shutdown with RTC) (I				3.6 V	295	470	1550	4350	13000	745	1150	3900	11000	33000	

Table 42. Current consumption in VBAT mode

Symbo	l Parameter	Conditions					TYP					MAX			Unit
Syllibe	raiailletei		-	VBAT	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C	
				1.8 V	5.5	8.00	24.5	590	1850	14.5	24.0	62.0	1450	4650	
				2.4 V	7.5	9.00	36.5	690	2150	19.0	24.5	91.0	1700	5350	
	Supply gurrent in VPAT mode. Peripheral	RTC disabled	-	3.0 V	9.5	11.5	44.0	795	2450	24.5	30.0	110	2000	6150	
I _{DD (VBA}	Supply current in VBAT mode, Peripheral current consumption			3.3 V	10	12.0	47.0	860	2650	25.5	30.0	120	2150	6600	nA
				3.6 V	12.5	14.5	56.5	950	2900	31.0	36.5	140	2350	7200	
		RTC clocked by LSE, bypassed at 32768 Hz	-	1.8 V	50	54.5	79.0	660	1950	125	135	200	1650	4900	

15

Symbol I _{DD (VBAT)} Supp	Conditions		ТҮР					MAX					- Unit				
Symbol	Farameter	-	-	VBAT	25 °C	55 °C	85 °C	105 °C	125 °C	30 °C	55 °C	85 °C	105 °C	130 °C			
	RTC clocked by LSE, bypassed at 3.0				2.4 V	67.5	88.0	115	790	2250	170	220	295	2000	5700		
			_	3.0 V	75.5	125	160	950	2650	190	310	400	2350	6600			
		32768 Hz		32768 Hz	3.3 V	93.5	145	185	1050	2900	235	360	465	2600	7200		
				3.6 V	120	170	220	1200	3200	300	425	555	2950	7950			
	Supply current in VBAT mode, Peripheral	nt in VBAT mode, Peripheral			1.8 V	110	265	340	785	2100	270	295	460	1950	5200		
				2.4 V	125	360	435	1100	2400	300	330	525	2800	5950			
IDD (VBAT)						LPCAL = 0	3.0 V	180	475	555	1350	2700	440	505	610	3350	6800
'DD (VBAT)	current consumption			3.3 V	195	570	620	1450	2950	490	550	670	3650	7300	""		
		RTC clocked by LSE quartz in low-		3.6 V	230	635	695	1600	3150	560	610	740	4000	7950			
	drive mode LPCAL =	drive mode		1.8 V	110	120	185	785	2100	275	670	855	1950	5250			
						2.4 V	120	130	210	1100	2350	315	905	1100	2800	5950	
			LPCAL = 1	3.0 V	175	200	245	1350	2700	450	1200	1400	3350	6800			
				3.3 V	195	220	265	1450	2900	490	1400	1550	3650	7350			
			3.6 V	225	245	295	1600	3150	575	1600	1750	4000	7950				



6.3.5.1 I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull resistors generate a current consumption when the pin is externally held to the opposite level. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in Table 62. I/O static characteristics.

For the output pins, any internal or external pull-up or pull-down resistor and external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see Table 43. Peripheral current consumption), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the internal or external capacitive load connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C = C_{INT}+ C_{EXT} + C_S

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

6.3.5.2 On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 43. Peripheral current consumption. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 18. Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in Table 43. Peripheral current consumption. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

DS14581 - Rev 2 page 62/134



Table 43. Peripheral current consumption

	Peripheral	Range 1	Range2	Unit
	BUS matrix ⁽¹⁾	0.4	0.4	
	ADC	1.9	0.4	
	CRC	0.7	0.2	
	DMA1	5.3	1.5	
	FLASH	7.9	2.2	
	GPIOA ⁽²⁾	0.2	0.1	
AHB	GPIOB ⁽²⁾	0.3	0.1	
	GPIOC ⁽²⁾	0.2	0.1	
	GPIOD ⁽²⁾	0.3	0.1	
	GPIOF ⁽²⁾	0.1	0.1	
	RNG	1.3	NA	
	TSC	3	0.8	
	ALL AHB bridges	8.7	5.3	
	AHB to APB bridge ⁽³⁾	32.7	19.9	
	RTCA	4.4	1.2	
	I2C1 ⁽⁴⁾	0.9	0.3	
	I2C1 ⁽⁵⁾	1.1	0	
	I2C2	1	0.3	
	I2C3 ⁽⁴⁾	0.7	0.2	
	I2C3 ⁽⁵⁾	0.8	0	μΑ/MHz
	USART1 ⁽⁴⁾	3.1	0	
	USART1 ⁽⁵⁾	0	0	
	USART2 ⁽⁴⁾	3	0.8	
	USART2 ⁽⁵⁾	0	0	
	USART3 ⁽⁴⁾	2.7	0.7	
ADD	USART3 ⁽⁵⁾	0	0	
APB	LPUART1 ⁽⁴⁾	1.7	0.6	
	LPUART1 ⁽⁵⁾	1.8	0	
	LPUART2 ⁽⁴⁾	1.8	0.6	
	LPUART2 ⁽⁵⁾	1.9	0	
	LPTIM1 ⁽⁴⁾	2	0.6	
	LPTIM1	2.2	0	
	LPTIM2 ⁽⁴⁾	1.5	0.4	
	LPTIM2 ⁽⁵⁾	1.7	0	
	OPAMP	0.2	0.1	
	DAC	1.1	0.3	
	PWR	0.6	0.2	
	SPI2	1.8	0.5	
	SPI3	1.8	0.5	

DS14581 - Rev 2 page 63/134



	Peripheral	Range 1	Range2	Unit
	TIM1	0.7	0.2	
	TIM2	5.6	1.6	
	TIM6	1	0.3	
	TIM7	1	0.3	
APB	TIM15	0.6	0.2	μ A /MHz
AID	TIM16	2.9	0	μΑΝΝΙΙΣ
	WWDG	0.5	0.1	
	SPI1	2.1	0.6	
	SYSCFG	0.3	0.1	
	ALL APB bridges	49	13.6	

- 1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
- 2. The GPIOx (x= A...F) dynamic current consumption is approximately divided by a factor two versus this table values when the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx_LCKR register. In order to save the full GPIOx current consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).
- 3. The AHB to APB bridge is automatically active when at least one peripheral is ON on the APB.
- 4. Independent clock domain.
- 5. Clock domain.

6.3.6 Wake-up time from low-power modes and voltage scaling transition times

The wake-up times given in Table 44 are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait for event) instruction.

Table 44. Low-power mode wake-up timings

Evaluated by characterization, not tested in production.

Symbol	Parameter	C	onditions	Тур	Max	Unit
t _{WUSLEEP}	Wake-up time from Sleep mode to Run mode		-	6	6	Nb of
WULPSLEEP	Wake-up time from Low-power sleep mode to Low-power run mode	Wake-up in flash with flash in power-down during low- power sleep mode (SLEEP_PD = 1 in FLASH_ACR) and with clock MSI = 2 MHz			8.3	CPU cycles
			Wake-up clock MSI = 24 MHz	6.3	6.7	
	Wake up time from Stop 0 mode to Run mode in flash	Range 1 or range 2	Wake-up clock HSI16 = 16 MHz	6.5	6.7	
			Wake-up clock MSI = 1 MHz	33.0	36.0	
twustop0	Wake up time from Stop 0 mode to Run mode in SRAM1	Range 1 or range 2	Wake-up clock MSI = 24 MHz	1.92	2.30	μs
			Wake-up clock HSI16 = 16 MHz	1.90	2.00	
			Wake-up clock MSI = 1 MHz	19.0	22.0	
			Wake-up clock MSI = 24 MHz	11.5	17.5	
t _{WUSTOP1}	Wake up time from Stop 1 mode to Run in flash	Range 1 or range 2	Wake-up clock HSI16 = 16 MHz	11.0	13.5	μs
			Wake-up clock MSI = 1 MHz	35.0	38.4	-
	Wake up time from Stop 1 mode to Run mode in SRAM1	Range 1 or range 2 Wake-up clock MSI = 24 MHz		7.2	13.0	

DS14581 - Rev 2 page 64/134



Symbol	Parameter	С	onditions	Тур	Max	Unit
t _{WUSTOP1}	Wake up time from Stop 1 mode to Run mode in SRAM1	Range 1 or range 2	Wake-up clock HSI16 = 16 MHz	6.9	8.8	μs
	III OI VAIWI		Wake-up clock MSI = 1 MHz	21.9	25.0	
turozono		Range 1 or range 2	Wake-up clock MSI = 24 MHz	12.0	16.5	
	Wake up time from Stop 2 mode to Run mode in flash		Wake-up clock HSI16 = 16 MHz	13.4	17.0	
			Wake-up clock MSI = 1 MHz	40.0	43.5	
t _{WUSTOP2}		Range 1 or range 2	Wake-up clock MSI = 24 MHz	7.67	12.0	μs
	Wake up time from Stop 2 mode to Run mode in SRAM1		Wake-up clock HSI16 = 16 MHz	11.0	17.0	
			Wake-up clock MSI = 1 MHz	26.0	29.0	
t	Wake-up time from Standby mode to Run	Dange 1	Wake-up clock MSI = 4 MHz	62.0	67.0	
twustby	mode	Range 1	Wake-up clock MSI = 1 MHz	63.0	63.0 67.0	μs
twushdn	Wake-up time from Shutdown mode to Run mode	Range 1	Wake-up clock MSI = 4 MHz	292	360	μs

Table 45. Regulator mode transition times

Evaluated by characterization, not tested in production.

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WULPRUN}	Wake-up time from Low-power run mode to Run mode ⁽¹⁾	Code run with MSI 2 MHz	5	7	
t _{VOST}	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 ⁽²⁾	Code run with MSI 16 MHz	20	40	μs

- 1. Time until REGLPF flag is cleared in PWR_SR2.
- 2. Time until VOSF flag is cleared in PWR_SR2.

Table 46. Wake-up time using USART/LPUART

Evaluated by characterization, not tested in production.

Symbol	Parameter	Conditions	Тур	Max	Unit
twuusart	Wake up time peeded to calculate the maximum LISART/I DUART haud rate	Stop 0 mode	-	1.7 8.5	
twulpuart	all and in the control of the contro	the maximum USART/LPUART baud rate Stop 0 mode - 1 Stop 1 mode and Stop 2	8.5	μs	

6.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14: I/O port characteristics. However, the recommended clock input waveform is shown in Figure 15. AC timing diagram for high-speed external clock source.

Table 47. High-speed external user clock characteristics

Specified by design, not tested in production.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fuer	User external clock source frequency	Voltage scaling Range 1	-	8	Max 48 19	MHz
†HSE_ext	Oser external clock source frequency	Voltage scaling Range 2	-	8	19	IVII IZ

DS14581 - Rev 2 page 65/134



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V _{SS}	-	0.3 V _{DDIOx}	V
t _{w(HSEH)}	OSC IN high or low time	Voltage scaling Range 1	7	-	-	200
t _{w(HSEL)}	OSC_IN high or low time	Voltage scaling Range 2	18	-	-	ns

Figure 15. AC timing diagram for high-speed external clock source



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in Section 6.3.14: I/O port characteristics. However, the recommended clock input waveform is shown in Figure 16. AC timing diagram for low-speed external clock source.

Table 48. Low-speed external user clock characteristics

Specified by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3 V _{DDIOx}	V
t _{w(LSEH)}	OSC32_IN high or low time	-	250	-	-	ns

Figure 16. AC timing diagram for low-speed external clock source



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in Table 49. HSE oscillator characteristics. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

DS14581 - Rev 2 page 66/134

DT67851V3

DT67850V3



Table 49. HSE oscillator characteristics

Specified by design, not tested in production.

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	4	-	48	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽²⁾	-	-	5.5	
		V_{DD} = 3 V, R_{m} = 30 Ω , C_{L} = 10 pF @ 8 MHz	-	0.58	-	
		V_{DD} = 3 V, R_{m} = 45 Ω , C_{L} = 10 pF @ 8 MHz	-	0.59	-	
I _{DD(HSE)}	HSE current consumption	V_{DD} = 3 V, R_{m} = 30 Ω , C = 5 pF @ 48 MHz	-	0.89	-	mA
		$V_{DD} = 3 \text{ V},$ $R_{m} = 30 \Omega,$ $C_{L} = 10 \text{ pF } @ 48 \text{ MHz}$	-	1.14	-	
		V_{DD} = 3 V, R_{m} = 30 Ω , C_{L} = 20 pF @ 48 MHz	-	1.94	-	
G _m	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
SU(HSE) ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time
- 3. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 17. Typical application with an 8 MHz crystal). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .


Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

DS14581 - Rev 2 page 67/134



Figure 17. Typical application with an 8 MHz crystal



DT19876V1

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in Table 50. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 50. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)

Specified by design, not tested in production.

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
	I _{DD(LSE)} LSE current consumption	LSEDRV[1:0] = 00, low drive capability	-	250	-	
l		LSEDRV[1:0] = 01, medium low drive capability	-	315	-	nA
IDD(LSE)		LSEDRV[1:0] = 10, medium high drive capability	-	500	-	
		LSEDRV[1:0] = 11, high drive capability	-	630	- 0.5	
		LSEDRV[1:0] = 00, low drive capability	-	-	0.5	
Gm	Maximum critical crystal gm	LSEDRV[1:0] = 01, medium low drive capability	-	-	0.75	μΑ/V
Gm _{critmax}	Maximum Childai Crystai giii	LSEDRV[1:0] = 10, medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0] = 11, high drive capability	-	-	2.7	
t _{SU(LSE)} (2)	Startup time	V _{DD} is stabilized	-	2	-	s

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".


Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

DS14581 - Rev 2 page 68/134

^{2.} $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer



Figure 18. Typical application with a 32.768 kHz crystal



Note: CL1 and CL2 are external load capacitances. Cs (stray capacitance) is the sum of the device OSC32_IN/OSC32_OUT pins equivalent parasitic capacitance (Cs_PARA), and the PCB parasitic capacitance.

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.8 Internal clock source characteristics

The parameters given in Table 51. HSI16 oscillator characteristics are derived from tests performed under ambient temperature and supply voltage conditions summarized in Section 6.3.1: General operating conditions. The provided curves are evaluated by characterization, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 51. HSI16 oscillator characteristics

Evaluated by characterization, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
		From code 127 to 128	-8	-6	-4	
TRIM	HSI16 user trimming step	From code 63 to 64 From code 191 to 192	-58 -38 -18	%		
		For all other code increments	0.2	0.3	0.4	
DuCy(HSI16) ⁽¹⁾	Duty Cycle	-	45	-	55	%
A_ (HSI16)	LICIAC appillator fraguency drift over temporature	T _A = 0 to 85 °C	-1 - -2 -	-	1	%
Δ _{Temp} (HSI16)	HSI16 oscillator frequency drift over temperature	T _A = -40 to 125 °C		1.5	%	
Δ _{VDD} (HSI16)	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	%
t _{su} (HSI16) ⁽¹⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t _{stab} (HSI16) ⁽¹⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD} (HSI16) ⁽¹⁾	HSI16 oscillator power consumption	-	-	155	190	μА

1. Specified by design, not tested in production.

DS14581 - Rev 2 page 69/134

T70418V1

DT39299V1

 MHz 16.4 +2% 16.3 +1.5% 16.2 +1% 16.1 16 15.9 -1% 15.8 -1.5% 15.7 -2% 15.6 -20 0 60 120 °C -40 20 40 80 100 -- min --- mean **─**max

Figure 19. HSI16 frequency versus temperature

Multi-speed internal (MSI) RC oscillator

Table 52. MSI oscillator characteristics

Evaluated by characterization, not tested in production.

Symbol	Parameter		Conditions	Min	Тур	Max	Un
			Range 0	98.7	100	101.3	_
			Range 1	197.4	200	202.6	
			Range 2	394.8	400	405.2	
			Range 3	789.6	800	810.4	
			Range 4	0.987	1	1.013	MHz
		MSI mode	Range 5	1.974	2	2.026	
			Range 6	3.948	4	4.052	
			Range 7	7.896	8	8.104	
	MSI frequency after factory calibration, done at V_{DD} = 3 V and T_A = 30 °C		Range 8	15.79	16	16.21	
f _{MSI}			Range 9	23.69	24	24.31	
			Range 10	31.58	32	32.42	
			Range 11	47.38	48	48.62	
			Range 0	-	98.304	-	kH
	P		Range 1	-	196.608	-	
		PLL mode	Range 2	-	393.216	-	
		XTAL = 32.768 kHz	Range 3	-	786.432	-	
			Range 4	-	1.016	-	
			Range 5	-	1.999	-	M

DS14581 - Rev 2 page 70/134



Symbol	Parameter	eter Conditions			Min	Тур	Max	Unit
			Range 6 Range 7		-	3.998	-	
f _{MSI}	Calibration done at Vpp = 3 V				-	7.995	-	
		PLL mode XTAL = 32.768 kHz	Range 8		-	15.991	-	MHz
			Range 9		-	23.986	-	· IVII IZ
			Range 10		-	32.014	-	
			Range 11		-	48.005	-	
A(MQI)(1)	MSI oscillator frequency drift over	MSI mode	T _A = 0 to 85 °C		-3.5	-	3	%
$\Delta_{TEMP}(MSI)^{(1)}$	temperature	MSI Mode	T _A = -40 to 125 °	С	-8	-	6	70
			Day 24 0 4 2	V _{DD} = 1.62 V to 3.6 V	-1.2	-	0.5	
			Range 0 to 3	V _{DD} = 2.4 V to 3.6 V	-0.5	-	0.5	
$\Delta_{\text{VDD}}(\text{MSI})^{(1)}$	MSI oscillator frequency drift over	MCI mada	Denge 4 to 7	V _{DD} = 1.62 V to 3.6 V	-2.5	-	0.7	0/
ΔΛDD(INIQI)	V _{DD} (reference is 3 V)	MSI mode	Range 4 to 7	V _{DD} = 2.4 V to 3.6 V	-0.8	-	0.7	%
			Range 8 to 11	V _{DD} = 1.62 V to 3.6 V	-5 -	1.2		
			Range o to 11	V _{DD} = 2.4 V to 3.6 V	-1.6	-	1.2	
ΔF _{SAMPLING}	Frequency variation in sampling	MSI mode	T _A = -40 to 85 °C	;	-	- 1	2	%
$(MSI)^{(1)(3)}$	mode ⁽²⁾	MSI Mode	T _A = -40 to 125 °	С	-	2	4	70
CC jitter(MSI)(3)	RMS cycle-to-cycle jitter	PLL mode Range 11		-	-	60	-	ps
P jitter(MSI) ⁽³⁾	RMS Period jitter	PLL mode Range 11		-	-	50	-	ps
		Range 0		-	-	10	20 10 8 7 6	
	MSI oscillator start-up time	Range 1		-	-	5		μs
t _{SU} (MSI) ⁽³⁾		Range 2		-	-	4		
ISU(IVIOI)		Range 3		-	-	3		
		Range 4 to 7		-	-	3		
		Range 8 to 11		-	-	2.5	6	
	MSI oscillator stabilization time		10 % of final frequency	-	-	0.25	0.5	
t _{STAB} (MSI) ⁽³⁾		PLL mode Range 11	5 % of final frequency	-	-	0.5	1.25	ms
			1 % of final frequency	-	-	-	2.5	
			Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2	
			Range 2	-	-	1.2	1.7	
I _{DD} (MSI) ⁽³⁾	MSI oscillator power	MSI and	Range 3	-	-	1.9	2.5	μA
ייייייייייייייייייייייייייייייייייייייי	consumption	PLL mode	Range 4	-	-	4.7	6	- μ/
			Range 5	-	-	6.5	9	
			Range 6	-	-	11	15	_
		Range	Range 7	-	-	18.5	25	


DS14581 - Rev 2 page 71/134



Symbol	Parameter	Conditions			Min	Тур	Max	Unit
	MSI oscillator power	MSI and PLL mode	Range 8	-	-	62	80	μA
I _{DD} (MSI) ⁽³⁾			Range 9	-	-	85	110	
IDD(MOI)	consumption		Range 10	-	-	110	130	μΛ
			Range 11	-	-	155	190	

- 1. This is a deviation for an individual part once the initial frequency has been measured.
- 2. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.
- 3. Specified by design, not tested in production.

Figure 20. Typical current consumption versus MSI frequency



Low-speed internal (LSI) RC oscillator

Table 53. LSI oscillator characteristics

Evaluated by characterization, not tested in production.

Evaluated by characterization, not tested in production.								
	Symbol Parameter		Conditions	Min	Тур	Max	Unit	
fL	f. o.	LSI Frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz	
	f _{LSI}		V_{DD} = 1.62 to 3.6 V, T_A = -40 to 125 °C	29.5	-	34	NI 1Z	
	t _{SU} (LSI) ⁽¹⁾ LSI oscillator start-up time		-	-	80	130	μs	
t _{STAB} (LSI) ⁽¹⁾ LSI oscillator stabilization time		LSI oscillator stabilization time	5% of final frequency	-	125	180	μs	

DS14581 - Rev 2 page 72/134



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD} (LSI) ⁽¹⁾	LSI oscillator power consumption	-	-	110	180	nA

^{1.} Specified by design, not tested in production.

6.3.9 PLL characteristics

The parameters given in Table 54. PLL characteristics are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in Section 6.3.1: General operating conditions.

Table 54. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL_IN}	PLL input clock frequency ⁽¹⁾	-	2.66	-	16	MHz
D _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%
f	DLL multiplier output clock D	Voltage scaling Range 1	3.09	-	122	MHz
[†] PLL_P_OUT	PLL multiplier output clock P	Voltage scaling Range 2	3.09	-	40	IVITZ
f.	DLL multiplier output clock O	Voltage scaling Range 1	12	-	128	MHz
f _{PLL_Q_OUT}	PLL multiplier output clock Q	Voltage scaling Range 2	12	-	33	IVITZ
four prour	PLL multiplier output clock R PLL VCO output	Voltage scaling Range 1	12	-	64	MHz
f _{PLL_R_OUT}		Voltage scaling Range 2	12	-	16	
func our		Voltage scaling Range 1	96	-	344	
f _{VCO_OUT}		Voltage scaling Range 2	96	-	128	IVII IZ
tLOCK	PLL lock time	-	-	15	40	μs
litte a	RMS cycle-to-cycle jitter	Cychara alask FC MUs	-	50	-	
Jitter	RMS period jitter	System clock 56 MHz	-	40	-	±ps
		VCO freq = 96 MHz	-	200	260	
I _{DD} (PLL)	PLL power consumption on V _{DD} not found	VCO freq = 192 MHz	-	300	380	μA
		VCO freq = 344 MHz	-	520	650	

^{1.} Make sure to use the appropriate division factor M to obtain the specified PLL input clock values.

6.3.10 Flash memory characteristics

Table 55. Flash memory characteristics

Specified by design, not tested in production.

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	85	125	
		Burst mode	48	48	μs
+	Row (32 double word) programming time	Normal programming	2.7	4.6	
t _{prog_row}	Row (32 double word) programming time	Fast programming	1.7	2.8	
+	Page (2 Kbytes) programming time	Normal programming	21.8	36.6	ms
^t prog_page		Fast programming	13.7	22.4	
t _{ERASE}	Page (2 Kbytes) erase time	-	22.0	40.0	
•	One CATIVITY to be a bound of the cativity of	Normal programming	1.4	2.4	
^t prog_bank	One 64-Kbyte bank programming time ⁽¹⁾	Fast programming	0.9	1.5	S
t _{ME}	Mass erase time	-	22.1	40.1	ms

DS14581 - Rev 2 page 73/134



Symbol	Parameter	Conditions	Тур	Max	Unit
		Programming	3	-	
I _{DD(Flash A)}	Maximum current (peak)	Page erase	3	-	
		Mass erase	5		mA
		Programming, 2 µs peak duration	7	-	
IDD(Flash P)		Erase, 41 µs peak duration	7	-	

^{1.} The values provided also apply to devices with less flash memory than one 64-Kbyte bank.

Table 56. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
		1 kcycle ⁽²⁾ at T _A = 105 °C	15	
	Data vatantina	1 kcycle ⁽²⁾ at T _A = 125 °C	7	V
t _{RET}	Data retention	10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

^{1.} Evaluated by characterization, not tested in production.

6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 57. EMS characteristics. They are based on the EMS levels and classes defined in application note AN1709.

Table 57. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V _{FESD}		V_{DD} = 3.3 V, T_A = +25 °C,	
	Voltage limits to be applied on any I/O pin to induce a functional disturbance	f _{HCLK} = 48 MHz, LPQF64	2B
		conforming to IEC 61000-4-2	
		V _{DD} = 3.3 V, T _A = +25 °C,	
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	f _{HCLK} = 48 MHz, LPQF64	5A
	337	conforming to IEC 61000-4-4	

DS14581 - Rev 2 page 74/134

^{2.} Cycling performed over the whole temperature range.



Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 58. EMI characteristics for f_{HSE} = 8 MHz and f_{HCLK} = 48 MHz

Symbol	Parameter	Conditions	Monitored frequency band	Value	Unit
			0.1 MHz to 30 MHz	1	
	Peak	V_{DD} = 3.6 V, T_{A} = 25 °C,	30 MHz to 130 MHz	0	dBµV
S _{EMI}	reak	LQFP64 package	130 MHz to 1 GHz	2	ивµи
		compliant with IEC 61967-2	1 GHz to 2 GHz	8	
	Level		0.1 MHz to 2 GHz	2	-

- 1. Refer to AN1709 "EMI radiated test" section.
- 2. Refer to AN1709 "EMI level classification" section.

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device $(3 \text{ parts} \times (n+1) \text{ supply pins})$. This test conforms to the ANSI/JEDEC standard.

Table 59. ESD absolute maximum ratings

TBD stands for "to be defined"

I DD Starius	ior to be defined.						
Symbol	Ratings	Conditions	Package	Class	Maximum value	Unit	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	All	2D	2000	V	

DS14581 - Rev 2 page 75/134



Symbol	Ratings	Conditions	Package	Class	Maximum value	Unit
VEORGODAN	Electrostatic discharge voltage	T _A = +25 °C, conforming to ANSI/ESDA/ JEDEC-002	WLCSP27	TBD	TBD	V
VESD(CDM)	(charge device model)		All others	C2a	500	

^{1.} Evaluated by characterization, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 60. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +130 °C conforming to JESD78A	II

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the 5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 61. I/O current injection susceptibility.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 61. I/O current injection susceptibility

Evaluated by characterization, not tested in production.

Symbol	Description	Functional susceptibility			
Symbol	Description	Negative injection	Positive injection	Unit	
lista	Injected current on all pins except PA4, PA5	-5	N/A ⁽¹⁾	mA	
I _{INJ}	Injected current on PA4, PA5 pins	-5	0	ША	

^{1.} Injection is not possible.

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 62. I/O static characteristics are derived from tests performed under the conditions summarized in Section 6.3.1: General operating conditions. All I/Os are designed as CMOS- and TTL-compliant.

Note:

For information on GPIO configuration, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-pow er consumption" available from the ST website www.st.com.

DS14581 - Rev 2 page 76/134



Table 62. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I/O input low level voltage	1.62 V < V _{DDIOx} < 3.6 V	-	-	0.3 x V _{DDIOx} (2)	
V _{IL} ⁽¹⁾	I/O input low level voltage	1.62 V < V _{DDIOx} < 3.6 V	-	-	0.39 x V _{DDIOx} - 0.06 ⁽³⁾	V
V(1)	I/O input high level voltage	1.62 V < V _{DDIOx} < 3.6 V	0.7 x V _{DDIOx} (2)	-	-	V
V _{IH} ⁽¹⁾	I/O input high level voltage	1.62 V < V _{DDIOx} < 3.6 V	0.49 x V _{DDIOX} + 0.26 ⁽³⁾	-	-	\ \ \ \ \
V _{hys} ⁽³⁾	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V < V _{DDIOx} < 3.6 V	-	200	-	mV
		$V_{IN} \leq Max(V_{DDXXX})^{(6)(7)}$	-	-	±100	
	FT_xx input leakage current(3)(5)		-	-	650	
		$Max(V_{DDXXX}) + 1 V < V_{IN} \le 5.5 V^{(6)(7)}$	-	-	200	
(4)		$V_{IN} \leq Max(V_{DDXXX})^{(6)(7)}$	-	-	±150	nA
I _{lkg} ⁽⁴⁾	PC3 I/O		-	-	2500 ⁽³⁾	IIA
		$Max(V_{DDXXX}) + 1 V < V_{IN} \le 5.5 V^{(6)(7)}$	-	-	250	
	TT_xx input leakage	$V_{IN} \leq Max(V_{DDXXX})^{(6)}$	-	-	±150	
	current	$Max(V_{DDXXX}) \le V_{IN} < 3.6V^{(6)}$	-	-	2000(3)	
R _{PU}	Weak pull-up equivalent resistor ⁽⁸⁾	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁸⁾	$V_{IN} = V_{DDIOX}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- 1. Refer to Figure 21. I/O input characteristics.
- 2. Tested in production.
- 3. Specified by design, not tested in production.
- 4. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula:

 $I_{Total_Ileak_max}$ = 10 μ A + [number of IOs where V_{IN} is applied on the pad] × $I_{Ikg}(Max)$.


- 5. All FT_xx GPIOs except FT_u and PC3 I/O.
- 6. $Max(V_{DDXXX})$ is the maximum value of all the I/O supplies. Refer to Table: Legend/Abbreviations used in the pinout table.
- 7. To sustain a voltage higher than $Min(V_{DD}, V_{DDA}) + 0.3 V$, the internal Pull-up and Pull-Down resistors must be disabled.
- 8. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 21. I/O input characteristics.

DS14581 - Rev 2 page 77/134



Figure 21. I/O input characteristics



Current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

GPIOs PC13, PC14 and PC15 are supplied through the power switch, limiting source capability up to 3 mA only. In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2: Absolute maximum ratings:

- The sum of the currents sourced by all the I/Os on V_{DDIOX}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see Table 18. Voltage characteristics).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 18. Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Section 6.3.1: General operating conditions. All I/Os are CMOS- and TTL-compliant (FT or TT unless otherwise specified).

Table 63. Output voltage characteristics

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 18. Voltage characteristics, , and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO} .

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level voltage for an I/O pin	CMOS port (1)	-	0.4	
V _{OH}	Output high level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}^{(2)}$ $V_{DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} - 0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port ⁽¹⁾	-	0.4	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}^{(4)}$ $V_{DDIOx} \ge 2.7 \text{ V}$	2.4	-	

DS14581 - Rev 2 page 78/134



Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	PC13, PC14 and PC15	-	0.07	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$ I_{IO} = 3 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} - 0.35	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA ⁽⁴⁾	-	1.3	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 2.7 V	V _{DDIOx} - 1.3	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 4 mA ⁽²⁾	-	0.45	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 1.62 V	V _{DDIOx} - 0.45	-	
V _{OLFM+}	Output low lovel veltage for an ET I/O pie in EM L mode (ET I/O with "F" option)	$ I_{IO} = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	
(3)	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	I _{IO} = 10 mA V _{DDIOx} ≥ 1.62 V	-	0.4	

- 1. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
- 2. PC13, PC14 and PC15 are tested/characterized at their maximum current of 3 mA.
- 3. Specified by design, not tested in production.
- 4. Not applicable to PC13, PC14 and PC15.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 22. I/O AC characteristics definition and Table 64. I/O AC characteristics, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Section 6.3.1: General operating conditions.

Table 64. I/O AC characteristics

1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0503 reference manual for a description of GPIO Port configuration register.

2. Specified by design, not tested in production.

Speed	Symbol	Parameter	Conditions	Min	Max	Unit	
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5		
	Fmax	Maximum frequency	C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1	MHz	
	Fillax	waximum nequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	10	IVITIZ	
00			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1.5		
00			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25		
	T-/T4		C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	52		
	Tr/Tf	Output rise and fall time	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	17	ns	
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37	
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25		
		Maximum for according	C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	10	NALL-	
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50	MHz	
04			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	15		
01	01	Tr/Tf Output rise and fall time	C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	9		
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	16	ns	
	11711		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	4.5		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	9		

DS14581 - Rev 2 page 79/134


DT32132V4



Speed	Symbol	Parameter	Conditions	Min	Max	Unit	
				C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50	
	F	Marine una fina eu an au	C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	25	MHz	
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	100 ⁽¹⁾	IVIHZ	
40		C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37.5	
10			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5.8		
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	11		
	Tr/Tf	Output rise and fall time	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	2.5	ns	
		C=10 pF, 1.62 V≤V _{DDIOX} ≤2.7 V	C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	5		
			C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	120(1)		
	F	Mariana for an ana	C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	50		
44	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	180 ⁽¹⁾	MHz	
11			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	75		
	Tr/Tf	Outrot sing and fall time	C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	3.3		
		Output rise and fall time	C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	6	ns	
Fm+	Fmax	Maximum frequency	C=50 pF, 1.62 V≤V _{DDIOx} ≤3.6 V		1	MHz	
FIIIT	Tf	Output fall time ⁽²⁾			5	ns	

- 1. This value represents the I/O capability but the maximum system frequency is limited to 56 MHz.
- 2. The fall time is defined between 70% and 30% of the output waveform accordingly to I²C specification.

Figure 22. I/O AC characteristics definition



Maximum frequency is achieved with a duty cycle at (45 - 55%) when loaded by the specified capacitance.

1. Refer to Table 64. I/O AC characteristics.

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} . Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Section 6.3.1: General operating conditions.

Table 65. NRST pin characteristics

Specified by design, not tested in production.


DS14581 - Rev 2 page 80/134



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 × V _{DDIOx}	V
V _{IH(NRST)}	NRST input high level voltage	-	0.7 × V _{DDIOx}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

^{1.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Figure 23. Recommended NRST pin protection



- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the voltage level on the NRST pin can go above the V_{IH(NRST)} minimum level specified in Table 65. NRST pin characteristics during each power on, otherwise the device does not exit from reset. This is applicable to all NRST configurations selected through the NRST_MODE[1:0] bitfield of the FLASH_OPTR register, including GPIO mode.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

6.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 66. EXTI Input Characteristics

Specified by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

6.3.17 Analog switches booster

Table 67. Analog switches booster characteristics

Specified by design, not tested in production.

Symbol	Parameter	Min	Тур	Max	Unit
V _{DD}	Supply voltage	1.62	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs

DS14581 - Rev 2 page 81/134



Symbol	Parameter	Min	Тур	Max	Unit
	Booster consumption for $1.62 \text{ V} \le \text{V}_{DD} \le 2.0 \text{ V}$	-	-	250	
I _{DD(BOOST)}	Booster consumption for $2.0 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	-	-	500	μA
	Booster consumption for $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	-	900	

6.3.18 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in Table 68. ADC characteristics are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in Section 6.3.1: General operating conditions.

Note: It is recommended to perform a calibration after each power-up.

Table 68. ADC characteristics

Specified by design, not tested in production.

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	1.62	-	3.6	V
V _{REF+}	Positive reference voltage	-		V_{DDA}	'	V
f	ADC clock frequency	Range 1	0.14	-	35	MHz
f _{ADC}	ADC clock frequency	Range 2	0.14	-	16	MHZ
		12 bits	-	-	2.50	
f _s	Sampling rate	10 bits	-	-	2.92	MSps
'S	Sampling rate	8 bits	-	-	3.50	Mops
		6 bits	-	-	4.38	
f	External trigger fraguency	f _{ADC} = 35 MHz; 12 bits	-	-	2.33	NALL-
f _{TRIG}	External trigger frequency	12 bits	-	-	f _{ADC} /15	MHz
V _{AIN} ⁽²⁾	Conversion voltage range	-	V _{SSA}	-	V _{REF+}	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	ADC power-up time	-		2		Conversion cycle
4	Calibration times	f _{ADC} = 35 MHz		2.35		μs
t _{CAL}	Calibration time	-		82		1/f _{ADC}
		CKMODE = 00	2	-	3	1/f _{ADC}
t	Trigger conversion latency	CKMODE = 01		6.5		
t _{LATR}	Trigger conversion latency	CKMODE = 10		12.5		1/f _{PCLK}
		CKMODE = 11	3.5			
		f _{ADC} = 35 MHz; V _{DDA} > 2V	0.043	-	4.59	μs
40	Campling time	IADC - 33 IVII IZ, VDDA > ZV	1.5	-	160.5	1/f _{ADC}
(S	ts Sampling time	f = 35 MH¬: \/ < 2\/	0.1	-	4.59	μs
		f_{ADC} = 35 MHz; V_{DDA} < 2V	3.5	-	160.5	1/f _{ADC}
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-	-	-	20	μѕ

DS14581 - Rev 2 page 82/134



Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
	Total conversion time	f _{ADC} = 35 MHz Resolution = 12 bits	0.40	-	4.95	μs
t _{CONV}	(including sampling time)	Resolution = 12 bits	t _s + 12.5 cycles for successive approximation = 14 to 173			1/f _{ADC}
t _{IDLE}	Laps of time allowed between two conversions without rearm	-	-	-	100	μs
		f _s = 2.5 MSps	-	410	-	
$I_{DDA(ADC)}$	ADC consumption from V _{DDA}	f _s = 1 MSps	-	164	-	μA
		f _s = 10 kSps	-	17	-	
		f _s = 2.5 MSps	-	65	-	
$I_{\text{DDV(ADC)}}$	ADC consumption from V _{REF+}	f _s = 1 MSps	-	26	-	μA
		f _s = 10 kSps	-	0.26	-	

I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} ≥ 2.4 V.

Table 69. Maximum ADC RAIN

Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R _{AIN} ⁽¹⁾⁽²⁾ (Ω)
	1.5 ⁽³⁾	43	50
	3.5	100	680
	7.5	214	2200
40.1.11	12.5	357	4700
12 bits	19.5	557	8200
	39.5	1129	15000
	79.5	2271	33000
	160.5	4586	50000
	1.5 ⁽³⁾	43	68
	3.5	100	820
	7.5	214	3300
40 hita	12.5	357	5600
10 bits	19.5	557	10000
	39.5	1129	22000
	79.5	2271	39000
	160.5	4586	50000
	1.5 ⁽³⁾	43	82
	3.5	100	1500
	7.5	214	3900
8 bits	12.5	357	6800
	19.5	557	12000
	39.5	1129	27000

DS14581 - Rev 2 page 83/134

^{2.} V_{REF+} is internally connected to V_{DDA}. Refer to Section 4: Pinouts/ballouts, pin description, and alternate functions for further details.



Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R _{AIN} ⁽¹⁾⁽²⁾ (Ω)
8 bits	79.5	2271	50000
O Dita	160.5	4586	50000
	1.5 ⁽³⁾	43	390
	3.5	100	2200
	7.5	214	5600
6 bits	12.5	357	10000
O DIIS	19.5	557	15000
	39.5	1129	33000
	79.5	2271	50000
	160.5	4586	50000

I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} ≥ 2.4 V.

DS14581 - Rev 2 page 84/134

^{2.} Specified by design, not tested in production.

^{3.} Only allowed with $V_{DDA} > 2 V$



Table 70. ADC accuracy

- 1. Evaluated by characterization, not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins susceptible to receive negative current.

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
		$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_S \le 2.5 \text{ MSps};$ $T_A = 25 \text{ °C}$	-	3	6	
ET	Total unadjusted error	2 V < $V_{DDA}=V_{REF+}$ < 3.6 V; f_{ADC} = 35 MHz; $f_s \le 2.5$ MSps; T_A = entire range	-	3	6.5	LSB
		1.65 V < $V_{DDA}=V_{REF+}$ < 3.6 V; T_A = entire range Range 1: f_{ADC} = 35 MHz; f_s < 2.2 MSps; Range 2: f_{ADC} = 16 MHz; f_s < 1.1 MSps;	-	3	7.5	
		$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = 25 ^{\circ}\text{C}$	-	1.5	5	
EO	Offset error	2 V < V_{DDA} = V_{REF+} < 3.6 V; f_{ADC} = 35 MHz; f_s ≤ 2.5 MSps; T_A = entire range	-	1.5	5.5	LSB
		1.65 V < $V_{DDA}=V_{REF+}$ < 3.6 V; T_A = entire range Range 1: f_{ADC} = 35 MHz; f_s ≤ 2.2 MSps; Range 2: f_{ADC} = 16 MHz; f_s ≤ 1.1 MSps;	-	1.5	6	
		$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = 25 ^{\circ}\text{C}$	-	3 3.5	3.5	
EG	Gain error	2 V < V_{DDA} = V_{REF+} < 3.6 V; f_{ADC} = 35 MHz; f_s ≤ 2.5 MSps; T_A = entire range	-	3	5	LSB
		1.65 V < V_{DDA} = V_{REF+} < 3.6 V; T_A = entire range Range 1: f_{ADC} = 35 MHz; f_s ≤ 2.2 MSps; Range 2: f_{ADC} = 16 MHz; f_s ≤ 1.1 MSps;	-	3	6.5	
		$V_{DDA} = V_{REF+} = 3 V;$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = 25 ^{\circ}\text{C}$	-	1.2	2.5	
ED	Differential linearity error	2 V < V_{DDA} = V_{REF+} < 3.6 V; f_{ADC} = 35 MHz; f_s ≤ 2.5 MSps; T_A = entire range	-	1.2	2.5	LSB
		1.65 V < V_{DDA} = V_{REF+} < 3.6 V; T_A = entire range Range 1: f_{ADC} = 35 MHz; f_s ≤ 2.2 MSps; Range 2: f_{ADC} = 16 MHz; f_s ≤ 1.1 MSps;	-	1.2	2.5	
EL	Integral linearity error	$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz};$ $f_s \le 2.5 \text{ MSps};$ $T_A = 25 ^{\circ}\text{C}$	-	2.5	3	LSB

DS14581 - Rev 2 page 85/134



Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
		$2 \text{ V} < \text{V}_{\text{DDA}} = \text{V}_{\text{REF+}} < 3.6 \text{ V};$ $f_{\text{ADC}} = 35 \text{ MHz}; f_{\text{S}} \le 2.5 \text{ MSps};$ $T_{\text{A}} = \text{entire range}$	-	2.5	3.5	
EL	Integral linearity error	1.65 V < V_{DDA} = V_{REF+} < 3.6 V; T_A = entire range Range 1: f_{ADC} = 35 MHz; f_s ≤ 2.2 MSps; Range 2: f_{ADC} = 16 MHz; f_s ≤ 1.1 MSps;	-	2.5	3.5	LSB
		$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = 25 \text{ °C}$	10.1	10.2	-	
ENOB	ENOB Effective number of bits	2 V < V_{DDA} = V_{REF+} < 3.6 V; f_{ADC} = 35 MHz; $f_{S} \le$ 2.5 MSps; T_{A} = entire range	9.6	10.2	-	bit
		1.65 V < V_{DDA} = V_{REF+} < 3.6 V; T_A = entire range Range 1: f_{ADC} = 35 MHz; f_s ≤ 2.2 MSps; Range 2: f_{ADC} = 16 MHz; f_s ≤ 1.1 MSps;	9.5	10.2	-	
		$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_S \le 2.5 \text{ MSps};$ $T_A = 25 \text{ °C}$	62.5	62.5 63	-	
SINAD	Signal-to-noise and distortion ratio	f_{ADC} = 35 MHz; $f_s \le 2.5$ MSps;	59.5	63	-	dB
		59	63	-		
		$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = 25 \text{ °C}$	63	64	-	
SNR	Signal-to-noise ratio	2 V < V_{DDA} = V_{REF+} < 3.6 V; f_{ADC} = 35 MHz; f_{S} ≤ 2.5 MSps; T_{A} = entire range	60	64	-	dB
		1.65 V < $V_{DDA} = V_{REF+} < 3.6 V$; $T_A = \text{entire range}$ Range 1: $f_{ADC} = 35 \text{ MHz}$; $f_s \le 2.2 \text{ MSps}$; Range 2: $f_{ADC} = 16 \text{ MHz}$; $f_s \le 1.1 \text{ MSps}$;	60	64	-	
		$V_{DDA} = V_{REF+} = 3 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = 25 \text{ °C}$	-	-74	-73	
THD	Total harmonic distortion	2 V < V_{DDA} = V_{REF+} < 3.6 V; f_{ADC} = 35 MHz; f_{S} ≤ 2.5 MSps; T_{A} = entire range	-	-74	-70	dB
		1.65 V < V_{DDA} = V_{REF+} < 3.6 V; T_A = entire range Range 1: f_{ADC} = 35 MHz; f_s ≤ 2.2 MSps; Range 2: f_{ADC} = 16 MHz; f_s ≤ 1.1 MSps;	-	-74	-70	

^{1.} I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when $V_{DDA} < 2.4 \text{ V}$ and disabled when $V_{DDA} \ge 2.4 \text{ V}$.

DS14581 - Rev 2 page 86/134







Figure 24. ADC accuracy characteristics

Figure 25. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function



- 1. Refer to Table 68. ADC characteristics for the values of R_{AIN} and C_{ADC} .
- 2. C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to Table 62. I/O static characteristics for the value of the pad capacitance). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 62. I/O static characteristics for the values of I_{lkg}.
- 4. Refer to Section 3.6.1: Power supply schemes.

6.3.18.1 General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 12. Power supply scheme. The 100 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DT19880V6

DT67871V3

DS14581 - Rev 2 page 87/134



6.3.19 Temperature sensor characteristics

Table 71. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START(TS_BUF)} (1)	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} (1)	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD(TS)} ⁽¹⁾	Temperature sensor consumption from V _{DD} , when selected by ADC	-	4.7	7	μA

- 1. Specified by design, not tested in production.
- 2. Evaluated by characterization, not tested in production.
- 3. Measured at V_{DDA} = 3.0 V ±10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte.
- 4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

6.3.20 V_{BAT} monitoring characteristics

Table 72. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	3×39	-	kΩ
Q	Ratio on V _{BAT} measurement	-	3	-	-
Er ⁽¹⁾	Error on Q	-10	-	10	%
ts_vbat ⁽¹⁾	ADC sampling time when reading the VBAT	12	-	-	μs

^{1.} Specified by design, not tested in production.

Table 73. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{BC} Battery charging resistor	VBRS = 0	-	5	-	kΩ	
	Battery Charging resistor	VBRS = 1	-	1.5	-	N32

6.3.21 Digital-to-analog converter characteristics

Table 74. DAC characteristics

Specified by design, not tested in production.

Symbol	Parameter	Condi	tions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for DAC ON	DAC output buffer OFF, DAC_OUT pin not connected (internal connection only)		1.71	-	3.6	V
	3 11 7	Other modes		1.80	-		
V _{REF+}	Positive reference voltage	-		V_{DDA}			V
В	B		connected to V _{SSA}	5	-	-	1.0
R _L Resistive load		connected to V _{DDA}	25	-	-	kΩ	

DS14581 - Rev 2 page 88/134



Symbol	Parameter	Condit	ions	Min	Тур	Max	Unit
R _O	Output Impedance	DAC output buffer OFF		9.6	11.7	13.8	kΩ
	Output impedance sample and hold	V _{DD} = 2.7 V		-	-	2	
R _{BON}	mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	kΩ
	Output impedance sample and hold	V _{DD} = 2.7 V		-	-	16.5	
R _{BOFF}	mode, output buffer OFF	V _{DD} = 2.0 V		-	-	18.0	kΩ
C _L		DAC output buffer ON		-	-	50	pF
C _{SH}	Capacitive load	Sample and hold mode		-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON		0.2	-	V _{REF+} - 0.2	V
*DAC_001	voltage on Brito_001 output	DAC output buffer OFF		0	-	V _{REF+}	
			±0.5 LSB	-	1.7	3	
	Settling time (full scale: for a 12-bit	Normal mode	±1 LSB	-	1.6	2.9	
	code transition between the lowest	DAC output buffer ON CL ≤ 50 pF,	±2 LSB	-	1.55	2.85	
tSETTLING	and the highest input codes when DAC_OUT reaches final value	RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	±0.5LSB, ±1 LSB, ±2 LSB, ±4 LSB, ±8 LSB)		±8 LSB	-	1.4	2.75	
	,	Normal mode DAC output = 10 pF	buffer OFF, ±1LSB, CL	-	2	2.5	
t _{WAKEUP} ⁽¹⁾	Wake-up time from off state (setting the ENx bit in the DAC Control	Normal mode DAC output buffer ON $CL \le 50$ pF, $RL \ge 5$ k Ω		-	4.2	7.5	μs
	register) until final value ±1 LSB	Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	<u> </u>
PSRR	V _{DDA} supply rejection ratio	Normal mode DAC output buffer ON $CL \le 50 \text{ pF}, RL = 5 \text{ k}\Omega, DC$		-	-80	-28	dB
_	Minimum time between two consecutive writes into the	CL \leq 50 pF, RL = 5 k Ω , DC DAC_MCR:MODEx[2:0] = 000 or 001 CL \leq 50 pF; RL \geq 5 k Ω	1	-	-		
T _{W_to_W}	DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB)	DAC_MCR:MODEx[2:0] = CL ≤ 10 pF	010 or 011	1.4	-	-	μs
	Sampling time in sample and hold	DAG OUT air composted	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	
t _{SAMP}	mode (code transition between the lowest input code and the highest	DAC_OUT pin connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	ms
	input code when DACOUT reaches final value ±1LSB)	DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I _{leak}	Output leakage current	Sample and hold mode, DAC_OUT pin connected		-	-	_(2)	nA
Cl _{int}	Internal sample and hold capacitor	-		5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	DAC output buffer ON		50	-	-	μs
V	Middle code offset for 1 trim code	V _{REF+} = 3.6 V		-	1500	-	/
V _{offset}	step	V _{REF+} = 1.8 V		-	750	-	μV
		DAC output buffer ON	No load, middle code (0x800)	-	315	500	
I _{DDA(DAC)}	DAC consumption from V _{DDA}	DAC output buffer ON	No load, worst code (0xF1C)	-	450	670	μA
		DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	

DS14581 - Rev 2 page 89/134



Symbol	Parameter	Condi	tions	Min	Тур	Max	Unit	
I _{DDA(DAC)}	DAC consumption from V _{DDA}	Sample and hold mode, C	_{SH} = 100 nF	-	315 x T _{on} / (T _{on} +T _{off}) ⁽³⁾	670 x T_{on} / $(T_{on}+T_{off})^{(3)}$	μА	
		DAC output buffer ON	No load, middle code (0x800)	-	185	240		
		DAO output build! ON	No load, worst code (0xF1C)	-	340	400		
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205		
IDDV(DAC)		Sample and hold mode, buffer ON, C_{SH} = 100 nF, worst case		-	$185 x$ T_{on} / $(T_{on}+T_{off})^{(3)}$	400 x T_{on} / $(T_{on}+T_{off})^{(3)}$	μΑ	
		Sample and hold mode, buffer OFF, C_{SH} = 100 nF, worst case		-	$155 \times T_{on}/(T_{on}+T_{off})^{(3)}$	$205 \times T_{on}/(T_{on}+T_{off})^{(3)}$		

- 1. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 2. Refer to Table 62. I/O static characteristics.
- 3. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0503 reference manual for more details.

Figure 26. 12-bit buffered / non-buffered DAC

Buffered/non-buffered DAC

Buffer(1)

12-bit
digital-to-analog
converter

RLOAD

CLOAD

(1) The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

Table 75. DAC accuracy

Specified by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DNL	Differential new line evit. (1)	DAC output buffer ON	-	-	±2	
DINL	Differential non linearity ⁽¹⁾	DAC output buffer OFF	-	-	±2	
-	monotonicity	10 bits	guaranteed		ed	
INII	Integral year line with (2)	DAC output buffer ON $CL \le 50 \text{ pF}, RL \ge 5 \text{ k}\Omega$	-	-	±4	LSB
IINL	INL Integral non linearity ⁽²⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	±4	
Offset	Offset error at code 0x800 ⁽²⁾	DAC output buffer ON $CL \le 50 \text{ pF}, RL \ge 5 \text{ k}\Omega$ $V_{REF+} = 3.6 \text{ V}$	-	-	±12	

DS14581 - Rev 2 page 90/134

DT47959V2



Symbol	Parameter	Condition	ons	Min	Тур	Max	Unit	
Offset	Offset error at code 0x800 ⁽²⁾	DAC output buffer ON $CL \le 50 \text{ pF, } RL \ge 5 \text{ k}\Omega$	V _{REF+} = 1.8 V	-	-	±25		
Oliset	Offset error at code 0x8000	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8		
Offset1	Offset error at code 0x001 ⁽³⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	LSB	
OffsetCal	Offset Error at code 0x800 after calibration	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5		
OliselCal	Offset Error at code 0x000 after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±7		
Gain	Gain error ⁽⁴⁾	DAC output buffer ON $CL \le 50 \text{ pF, } RL \ge 5 \text{ k}\Omega$		-	-	±0.5	%	
Galli	Gain error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70	
TUE	DAC output buffer ON $CL \le 50 \text{ pF}, RL \ge 5 \text{ k}\Omega$				-	-	±30	1.00
TUE	TUE Total unadjusted error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LSB	
TUECal	Total unadjusted error after calibration	DAC output buffer ON $CL \le 50 \text{ pF, } RL \ge 5 \text{ k}\Omega$		-	-	±23	LSB	
CND	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω 1 kHz, BW 500 kHz			-	71.2	-	40	
SNR	Signal-to-noise ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	- dB	
THD	Total bassacsis distantian	DAC output buffer ON $CL \le 50 \text{ pF, } RL \ge 5 \text{ k}\Omega, 1 \text{ H}$	кНz	-	-78	-	40	
וחט	Total harmonic distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	dB	
CINAD	Cinnal to make and distortion with	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 k	кНz	-	70.4	-	40	
SINAD	SINAD Signal-to-noise and distortion ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	71	-	dB	
ENIOD	Tiffe ative growth as of hite	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 k	кНz	-	11.4	-	F.11-	
ENOB	Effective number of bits	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	11.5	-	bits	

- 1. Difference between two consecutive codes 1 LSB.
- 2. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 3. Difference between the value measured at Code (0x001) and the ideal value.
- 4. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} 0.2) V when buffer is ON.

DS14581 - Rev 2 page 91/134



6.3.22 Comparator characteristics

Table 76. COMP characteristics

Specified by design, unless otherwise specified

Symbol	Parameter	Co	nditions	Min	Тур	Max	Uni
V_{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V
V _{BG} ⁽¹⁾	Scaler input voltage		-		V _{REFIN}	Т	
V _{SC}	Scaler offset voltage		-	-	±5	±10	m\
_{DDA} (SCALER)	Scaler static consumption from V _{DDA}	BRG_EN=0 (bridge disa	ble)	-	200	300	n/
DDA(GCALLK)	Scaler static consumption from VDDA	BRG_EN=1 (bridge enal	ole)	-	0.8	1	μ
START_SCALER	Scaler startup time		-	-	100	200	μ
		High-speed mode	V _{DDA} ≥ 2.7 V	-	-	5	
		r light-speed mode	V _{DDA} < 2.7 V	-	- 7 - 15 - 25 - 40 55 80		
t _{START}	Comparator startup time to reach propagation delay specification	Medium mode	V _{DDA} ≥ 2.7 V	-	-	15	μ
		Wedium mode	V _{DDA} < 2.7 V	-	-	25	
		Ultra-low-power mode		-	55 80		
		High-speed mode	V _{DDA} ≥ 2.7 V	-	55	80	n
t _D ⁽²⁾ F	Propagation delay with 100 mV overdrive	r light-speed mode	V _{DDA} < 2.7 V	-	65	100	"
טי	Tropagation delay with 100 mV overanve	Medium mode		-	0.55	0.9	ļ
		Ultra-low-power mode		-	4	7	۲
V _{offset}	Comparator offset error	Full common mode range	-	-	±5	±20	m
		No hysteresis		-	0	-	
V_{hys}	Comparator hysteresis	Low hysteresis		4	8	16	m
Tiys	Comparator Hydrocolo	Medium hysteresis		8	- 5 - 7 - 15 - 25 - 40 - 55 80 - 65 100 - 0.55 0.9 - 4 7 - ±5 ±20 - 0 -	"	
		High hysteresis		15	27	100 5 0.9 7 ±20 - 16 30 52	
		Lutas lavo a social assista	Static	-	400	600	
		Ultra-low-power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	-	n
			Static	-	5	7	
I _{DDA} (COMP)	Comparator consumption from V _{DDA}	Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-	μ
			Static	-	70	100	μ
	H	High-speed mode With 50 kHz ±100 m ^o overdrive square sign		-	75	-	
oias	Comparator input bias current		-	-	-	_(3)	n/

^{1.} Refer to Table 24. Embedded internal voltage reference.

DS14581 - Rev 2 page 92/134

^{2.} Evaluated by characterization, not tested in production.

^{3.} Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in Table 62. I/O static characteristics.



6.3.23 Operational amplifiers characteristics

Table 77. OPAMP characteristics

Evaluated by characterization, unless otherwise specified.

Symbol	Parameter		Conditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage ⁽¹⁾		-	1.8	-	3.6	V	
CMIR	Common mode input range		-	0	-	V _{DDA}	V	
\ //		25 °C, No Load	on output.	-	-	±1.5	.,	
VI _{OFFSET}	Input offset voltage	All voltage/temp	erature	-	-	±3	mV	
ΔVI _{OFFSET}	Input offset voltage drift	Normal mode		-	±5	-	μV/°C	
AVIOFFSET	Input offset voltage drift	Low-power mod	е	-	±10	-	μν/ Ο	
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V _{DDA})		-	-	0.8	1.1	mV	
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 x V _{DDA})		-	-	1	1.35	IIIV	
		Normal mode		-	-	500		
I _{LOAD}	Drive current	Low-power mode	V _{DDA} ≥ 2 V	-	-	100		
		Normal mode		-	-	450	μΑ	
I _{LOAD_PGA}	Drive current in PGA mode	Low-power mode	V _{DDA} ≥ 2 V	-	-	50		
	Resistive load	Normal mode		4	-	-		
R_{LOAD}	(connected to VSSA or to VDDA)	Low-power mode	V _{DDA} < 2 V	20	-	-	1.0	
	Resistive load in PGA mode	Normal mode		4.5	-	-	kΩ	
R _{LOAD_PGA}	(connected to VSSA or to V_{DDA})	Low-power mode	ver V _{DDA} < 2 V	40	-	-		
C _{LOAD}	Capacitive load		-	-	-	50	pF	
CMRR		Normal mode		-	-85	-	dB	
CIVIRR	Common mode rejection ratio	Low-power mod	е	-	-90	-	uв	
2022		Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC}$	70	85	-		
PSRR	Power supply rejection ratio	Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega \text{ DC}$	72	90	-	dB	
		Normal mode	V - 24V	550	1600	2200		
0.514		Low-power mode	V _{DDA} ≥ 2.4 V (OPA_RANGE = 1)	100	420	600		
GBW	Gain Bandwidth Product	Normal mode	V _{DDA} < 2.4 V	250	700	950	kHz	
		Low-power mode	(OPA_RANGE = 0)	40	180	280		
		Normal mode		-	700	-		
0.7(2)	Slew rate	Low-power mode	V _{DDA} ≥ 2.4 V	-	180	-	V/ms	
SR ⁽²⁾	(from 10 and 90% of output voltage)	Normal mode		-	300	-		
	Lo	Low-power mode	V _{DDA} < 2.4 V	-	80	-		
AO	Open loop gain	Normal mode		55	110	-	dB	

DS14581 - Rev 2 page 93/134



Symbol	Parameter		Conditions	Min	Тур	Max	Unit	
AO	Open loop gain	Low-power mode)	45	110	-	dB	
V(2)	Lligh acturation valtage	Normal mode	I _{load} = max or R _{load} = min Input	V _{DDA} -100	-	-		
V _{OHSAT} ⁽²⁾	High saturation voltage	Low-power mode	at V _{DDA} .	V _{DDA} -50	-	-	mV	
		Normal mode	L = may or D = min Input	-	-	100		
V _{OLSAT} ⁽²⁾	Low saturation voltage	Low-power mode	I _{load} = max or R _{load} = min Input at 0.	-	-	50		
(0.	Dhace margin	Normal mode		-	74	-	0	
ϕ_{m}	Phase margin	Low-power mode)	-	66	-		
OM	Cain manufu	Normal mode		-	13	-	40	
GM	Gain margin	Low-power mode	;	-	20	-	dB	
t	Wake up time from OFF state	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ follower}$ configuration	-	5	10		
^t WAKEUP	Wake up time from OFF state.	Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	-	- 10		- µs	
I _{bias}	OPAMP input bias current	General purpose	General purpose input			_(3)	nA	
					2	-	_	
DOA : (2)	Non inverting gain value		-	4	-			
PGA gain ⁽²⁾			-	-	8	-	-	
				-	16	-		
	PGA Gain = 2				80/80	-		
	R2/R1 internal resistance values in PGA mode ⁽⁴⁾	PGA Gain = 4 PGA Gain = 8		-	120/ 40	-	kΩ/kΩ	
R _{network}				-	140/ 20	-		
		PGA Gain = 16		-	150/ 10	-	-	
Delta R	Resistance variation (R1 or R2)		-	-15	-	15	%	
PGA gain error	PGA gain error		-	-1	-	1	%	
		Gain = 2	-	-	GBW/2	-		
DOA DW	PGA bandwidth for different non	Gain = 4	-	-	GBW/4	-	NALL-	
PGA BW	inverting gain	Gain = 8	-	-	GBW/8	-	MHz	
		Gain = 16	-	-	GBW/16	-	1	
		Normal mode	at 1 kHz, Output loaded with 4 kΩ	-	500	-		
	Nakana najas dana'i	Low-power mode	at 1 kHz, Output loaded with 20 $k\Omega$	-	600	-	,,,,,	
en	Voltage noise density	Normal mode	at 10 kHz, Output loaded with 4 kΩ	-	180	-	nV/√H:	
		Low-power mode	at 10 kHz, Output loaded with 20 $k\Omega$	-	290	-		
I _{DDA} (OPAMP) ⁽²⁾	OPAMP consumption from V _{DDA}	Normal mode	no Load, quiescent mode	-	120	260	μA	

DS14581 - Rev 2 page 94/134



Symbol	Parameter		Conditions	Min	Тур	Max	Unit
I _{DDA} (OPAMP) ⁽²⁾	OPAMP consumption from V _{DDA}	Low-power mode	no Load, quiescent mode	-	45	100	μA

- 1. The temperature range is limited to 0 °C-125 °C when V_{DDA} is below 2 V
- 2. Evaluated by characterization, not tested in production.
- 3. Mostly I/O leakage, when used in analog mode. Refer to I_{lkg} parameter in Table 62. I/O static characteristics.
- 4. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

6.3.24 Timer characteristics

The parameters given in the following tables are specified by design, and not tested in production.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 78. TIMx characteristics

TIMx, is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 48 MHz	20.8	-	ns
	Times external alack fraguency on CIII to CIII	-	0	f _{TIMxCLK} /2	MHz
fEXT	Timer external clock frequency on CH1 to CH4	f _{TIMxCLK} = 48 MHz	0	24	MHz
	Timer resolution	TIMx (except TIM2)	-	16	bit
ResTIM		TIM2	-	32	Dit
t	16-bit counter clock period	-	1	65536	t _{TIMxCLK}
tcounter	10-bit counter clock period	f _{TIMxCLK} = 48 MHz	0.0208	1363.1	μs
t	Maximum pagaible count with 22 bit counter	-	-	65536 × 65536	t _{TIMxCLK}
tmax_count	Maximum possible count with 32-bit counter	f _{TIMxCLK} = 48 MHz	-	89.34	s

Table 79. IWDG min/max timeout period at 32 kHz (LSI)

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

School of directainty.								
Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit				
/4	0	0.125	512					
/8	1	0.250	1024					
/16	2	0.500	2048					
/32	3	1.0	4096	ms				
/64	4	2.0	8192					
/128	5	4.0	16384					
/256	6 or 7	8.0	32768					

Table 80. WWDG min/max timeout at 56 MHz (PCLK)

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0358	2.2938	
2	1	0.0717	4.5875	ms
4	2	0.1434	9.1750	

DS14581 - Rev 2 page 95/134



Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
8	3	0.2867	18.3501	ms

6.3.25 I²C-bus interface characteristics

The I2C interface meets the timings requirements of the I2C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

When the I2C peripheral is properly configured, the I2C timings requirements are specified by design, and not tested in production (refer to RM0503 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOX} is disabled, but is still present. Only FT_f I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 81. I2C analog filter characteristics

Specified by design, not tested in production.

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽¹⁾	205(2)	ns

- 1. Spikes with widths below $t_{AF(min)}$ are filtered.
- 2. Spikes with widths above $t_{AF(max)}$ are not filtered

6.3.26 USART characteristics

Unless otherwise specified, the parameters given in Table 82 are derived from tests performed under the ambient temperature, f_{PCLK} frequency and supply voltage conditions summarized in Section 6.3.1: General operating conditions. The additional general conditions are:

- Output speed is set to OSPEEDRy[1:0] = 11 (output speed)
- Capacitive load C_L = 30 pF
- Measurement points are done at CMOS levels: 0.5×V_{DD}
- Voltage scale is set to VOS[1:0] = 01

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternatefunction characteristics (NSS, CK, TX, and RX for USART).


DS14581 - Rev 2 page 96/134



Table 82. USART characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{CK}	USART clock frequency	Master mode	-	-	6.75	MHz
'CK	USART Clock frequency	Slave mode	-	-	18	IVITIZ
t _{su(NSS)}	NSS setup time	Clave made	t _{ker} + 2	-	-	
t _{h(NSS)}	NSS hold time	Slave mode	0.5	-	-	
t _{w(CKH)}	SCK high time		4/5 /0 4	4/5/0	4 /5 /0 / 4	
t _{w(CKL)}	SCK low time	Master mode	1 / f _{CK} / 2 - 1	1 / f _{CK} / 2	1 / f _{CK} / 2 + 1	
•		Master mode	22	-	-	
t _{su(RX)}	Data input setup time	Slave mode	5	-	-	
t=	Data input hold time	Master mode	0	-	-	nsnsns
t _{h(RX)}	Data input hold time	Slave mode	0.5	-	-	
		Master mode	0	0.5	1	
$t_{v(TX)}$	Data output valid time,	Slave mode, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	16	-	19.5	
	Slave mode, 1.71 V ≤ V _{DD} ≤ 3.6 V	16	-	27.5		
	Data autout hald time	Master mode	0	-	-	
t _{h(TX)}	Data output hold time	Master mode	10	-	-	

Figure 27. USART timing diagram in SPI master mode



DT65386V3

DS14581 - Rev 2






Figure 28. USART timing diagram in SPI slave mode

6.3.27 SPI characteristics

Unless otherwise specified, the parameters given in Table 83 for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in Section 6.3.1: General operating conditions.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 × V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

DS14581 - Rev 2 page 98/134



Table 83. SPI characteristics

Evaluated by characterization, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Master mode receiver/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1			27		
f _{SCK}		Master mode transmitter 1.71 < V _{DD} < 3.6 V Voltage Range 1		27			
	SPI clock frequency	Slave mode receiver 1.71 < V _{DD} < 3.6 V Voltage Range 1	-	-	27	MHz	
, ,		Slave mode transmitter/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			27 ⁽¹⁾		
		Slave mode transmitter/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1			21.5 ⁽¹⁾		
		Voltage Range 2			9.5		
$t_{su(NSS)}$	NSS setup time	Slave mode, SPI prescaler = 2	4	-	-		
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2	-	-	T _{PCLk}	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	T _{SCK2} - 1.5 ⁽²⁾	T _{SCK2} ⁽²⁾	T _{SCK2} + 1.5 ⁽²⁾	TOLK	
t _{su(MI)}	Data input actual times	Master mode	3	-	-		
t _{su(SI)}	Data input setup time	put setup time Slave mode 3		-	-	ns	
t _{h(MI)}	Data in mut hald time	Master mode	2.5	-	-		
t _{h(SI)}	Data input hold time	Slave mode	2.5	-	-	ns	
t _{a(SO)}	Data output access time	Slave mode	10	12.5	20	ns	
t _{dis(SO)}	Data output disable time	Slave mode	6	7.5	18	ns	
		Slave mode 2.7 < V _{DD} < 3.6 V Voltage Range 1	-	15	18		
t _{v(SO)}	Data output valid time	Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 1	-	15	23	ns	
		Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 2	-	22	30		
t _{v(MO)}		Master mode	-	3	5.5		
t _{h(SO)}	Data output hald time	Slave mode	10	-	-		
t _{h(MO)}	Data output hold time	Master mode	1	-	-	ns	

^{1.} Maximum frequency in Slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty(SCK) = 50 %.

DS14581 - Rev 2 page 99/134

^{2.} $T_{SCK2} = T_{PCLK} \times prescaler / 2$





Figure 29. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .


DS14581 - Rev 2 page 100/134

DT41658V2

1659V2



Figure 31. SPI timing diagram - master mode



1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

DT72626V1



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

The WLCSP27 package information is under definition.

7.1 Device marking

Refer to technical note "Reference device marking schematics for STM32 microcontrollers and microprocessors" (TN1433) available on www.st.com, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as "ES", "E" or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

A WLCSP simplified marking example (if any) is provided in the corresponding package information subsection.

DS14581 - Rev 2 page 102/134



7.2 TSSOP20 package information (YA)

Figure 32. TSSOP20 - Outline




Table 84. TSSOP20 - Mechanical data

Symbol		Millimeters			Inches ⁽¹⁾	
Зушьог	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.2	-	-	0.0472
A1	0.05	-	0.15	0.002	-	0.0059
A2	0.8	1	1.05	0.0315	0.0394	0.0413
b	0.19	-	0.3	0.0075	-	0.0118
С	0.09	-	0.2	0.0035	-	0.0079
D	6.4	6.5	6.6	0.252	0.2559	0.2598
E	6.2	6.4	6.6	0.2441	0.252	0.2598
E1	4.3	4.4	4.5	0.1693	0.1732	0.1772
е	-	0.65	-	-	0.0256	-
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1	-	1	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.1	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

YA_ME_V

DS14581 - Rev 2 page 103/134




Figure 33. TSSOP20 - Footprint example

YA_FP_V1

7.3 WLCSP27 package information (B0KB)

This WLCSP is a 27-ball, 2.55 x 2.34 mm, 0.4 mm pitch, wafer level chip scale package.

DS14581 - Rev 2



A2 ball pad corner eD eS \oplus 0 0 0 С D1 0000 (Datum A) SD \bigcirc Е $\oplus \oplus | \dot{\oplus} \oplus \oplus$ | **≽**(Datum B) Øb (N balls) eЕ **SE** E1 **BOTTOM VIEW** (balls side) Detail A-// bbb C Backside coating Silicon Seating plane <u>/8\</u> C **FRONT VIEW** Solder balls Е _B Seating plane A2 corner 8 廖 ○ ccc C Ċ **DETAIL A** B0KB_WLCSP27_ME_DM00852183_V1 D (Datum B)aaa C A (Datum B) **TOP VIEW**

Figure 34. WLCSP27 - Outline

1. Drawing is not to scale

(marking side)

DS14581 - Rev 2 page 105/134



Table 85, WLCSP27 - Mechanical data


Councils and		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
A ⁽²⁾	-	-	0.58	-	-	0.0228
A1 ⁽³⁾	-	0.17	-	-	0.0067	-
A2	-	0.38	-	-	0.0150	-
A3	-	0.025	-	-	0.0010	-
b ⁽⁴⁾	0.23	0.25	0.28	0.0091	0.0098	0.0110
D ⁽⁵⁾		2.55 BSC			0.1004 BSC	
D1 ⁽⁵⁾		1.732 BSC			0.0682 BSC	
E ⁽⁵⁾		2.340 BSC		0.0921 BSC		
E1 ⁽⁵⁾		1.600 BSC		0.0630 BSC		
eD ⁽⁵⁾⁽⁶⁾		0.693 BSC			0.0273 BSC	
eE ⁽⁵⁾⁽⁶⁾		0.400 BSC			0.0157 BSC	
N ⁽⁷⁾						
SD ⁽⁵⁾⁽⁸⁾		0.173 BSC			0.0068 BSC	
SE ⁽⁵⁾⁽⁸⁾		0.200 BSC			0.0079	
aaa ⁽⁹⁾		0.030			0.0012	
bbb ⁽⁹⁾	0.060				0.0024	
ccc ⁽⁹⁾	0.030			0.0012		
ddd ⁽⁹⁾	0.015 0.0006					
eee ⁽⁹⁾		0.050 0.0020				

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. The profile height A is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.
- 3. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 4. Dimension b is measured at the maximum diameter of the terminal (ball) in a plane parallel to Datum C.
- 5. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances, refer to form and position table. On the drawing, these dimensions are framed. For the tolerances, refer to form and position values.
- 6. e represents the solder balls grid pitch(es).
- 7. N represents the total number of balls.
- 8. Basic dimensions SD & SE are defining the ball matrix position with respect to datums A and B.
- 9. Tolerance of form and position drawing

DS14581 - Rev 2 page 106/134



Figure 35. WLCSP27 - Footprint example



BGA_WLCSP_FT_V1

Table 86. WLCSP27 - Example of PCB design rules

Dimension	Values
Pitch	0.400 mm
Dpad	0.250 mm
Dsm	0.325 mm typ. (depends on soldermask registration tolerance)
Stencil opening	0.325 mm
Stencil thickness	0.100 mm


7.3.1 Device marking for WLCSP27

The following figure gives an example of topside marking versus ball A2 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 36. WLCSP27 marking example



C175C7417

DS14581 - Rev 2 page 107/134



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

DS14581 - Rev 2 page 108/134



7.4 UFQFPN32 package information (A0B8)

This UFQFPN is a 32 pins, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package.




Figure 37. UFQFPN32 - Outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this backside pad to PCB ground.

DS14581 - Rev 2 page 109/134



Table 87	LIFOFPN32 -	 Mechanical data

Symbol		millimeters ⁽¹⁾			inches ⁽²⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
A ⁽³⁾⁽⁴⁾	0.50	0.55	0.60	0.0197	0.0217	0.0236
A1 ⁽⁵⁾	0.00	-	0.05	0.000	-	0.0020
A3 ⁽⁶⁾	-	0.15	-	-	0.0060	-
b ⁽⁷⁾	0.18	0.25	0.30	0.0071	0.010	0.0118
D ₍₈₎₍₉₎	5.00 BSC			0.1969 BSC		
D2	3.50	3.60	3.70	0.139	0.143	0.147
E(8)(9)		5.00 BSC		0.1969 BSC		
E2	3.50	3.60	3.70	0.139	0.143	0.147
e ⁽⁹⁾	-	0.50	-	-	0.02	-
N ⁽¹⁰⁾	32					
K	0.15	-	-	0.006	-	-
L	0.30	-	0.50	0.0119	-	0.0199
R	0.09	-	-	0.004	-	-

- All dimensions are in millimetres. Dimensioning and tolerancing schemes are conform to ASME Y14.5M-2018 except European.
- 2. Values in inches are converted from mm and rounded to 4 decimal digits.
- 3. UFQFPN stands for Ultra thin Fine pitch Quad Flat Package No lead: A ≤ 0.60mm / Fine pitch e ≤ 1.00mm.
- 4. The profile height, A, is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.
- 5. A1 is the vertical distance from the bottom surface of the plastic body to the nearest metallized package feature.
- 6. A3 is the distance from the seating plane to the upper surface of the terminals.
- 7. Dimension b applies to metallized terminal. If the terminal has the optional radius on the other end of the terminal, the dimension b must not be measured in that radius area.
- 8. Dimensions D and E do not include mold protrusion, not to exceed 0,15mm.
- 9. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances refer to Table 88
- 10. N represents the total number of terminals.

Table 88. Tolerance of form and position

Symbol ⁽¹⁾	Tolerance of form and position ⁽²⁾	Tolerance of form and position ⁽³⁾
Symbok	In millimeters	In inches
aaa	0.15	0.006
bbb	0.10	0.004
ccc	0.10	0.004
ddd	0.05	0.002
eee	0.10	0.004
fff	0.10	0.004

- 1. For the tolerance of form and position definitions see Table 89.
- All dimensions are in millimetres. Dimensioning and tolerancing schemes are conform to ASME Y14.5M-2018 except European.
- 3. Values in inches are converted from mm and rounded to 4 decimal digits.


DS14581 - Rev 2 page 110/134



Table 89. Tolerance of form and position symbol definition

Symbol	Definition
aaa	The bilateral profile tolerance that controls the position of the plastic body sides. The centres of the profile zones are defined by the basic dimensions D and E.
bbb	The tolerance that controls the position of the terminals with respect to Datums A and B. The centre of the tolerance zone for each terminal is defined by basic dimension e as related to datums A and B.
ccc	The tolerance located parallel to the seating plane in which the top surface of the package must be located.
ddd	The tolerance that controls the position of the terminals to each other. The centres of the profile zones are defined by basic dimension e.
eee	The unilateral tolerance located above the seating plane wherein the bottom surface of all terminals must be located = coplanarity
fff	The tolerance that controls the position of the exposed metal heat feature. The centre of the tolerance zone is the data defined by the centrelines of the package body

Figure 38. UFQFPN32 - Footprint example



1. Dimensions are expressed in millimeters.

A0B8_UFQFPN32_FP_V1



7.5 LQFP48 package information (5B)

This LQFP is a 48-pins, 7 x 7 mm, low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 39. LQFP48- Outline^(15.)




Table 90. LQFP48 - Mechanical data

Symbol	millimeters			inches ^(14.)		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	0.0630
A1 ^(12.)	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ^{(9.)(11.)}	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ^(11.)	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ^(11.)	0.09	-	0.20	0.0035	-	0.0079
c1 ^(11.)	0.09	-	0.16	0.0035	-	0.0063

DS14581 - Rev 2 page 112/134



Cumbal	millimeters			inches ^(14.)		
Symbol	Min	Тур	Max	Min	Тур	Max
D ^(4.)		9.00 BSC			0.3543 BSC	
D1 ^{(4.)(5.)}		7.00 BSC			0.2756 BSC	
E ^(4.)		9.00 BSC			0.3543 BSC	
E1 ^{(4.)(5.)}		7.00 BSC			0.2756 BSC	
е		0.50 BSC			0.1970 BSC	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ^(13.)				48		
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ^{(1.)(7.)}	0.20			0.0079		
bbb ^{(1.)(7.)}	0.20			0.0079		
ccc ^{(1.)(7.)}		0.08		0.0031		
ddd ^{(1.)(7.)}		0.08		0.0031		

Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits
- 15. Drawing is not to scale.

DS14581 - Rev 2 page 113/134






Figure 40. LQFP48 - Footprint example

1. Dimensions are expressed in millimeters.


DS14581 - Rev 2 page 114/134



7.6 UFQFPN48 package information (A0B9)

This UFQFPN is a 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package.

Figure 41. UFQFPN48 - Outline



- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the under side of the UFQFPN48 package. It is recommended to connect and solder this back-side pad to PCB ground.

DT_A0B9_UFQFPN48_ME_V4

DS14581 - Rev 2 page 115/134




Table 91. UFQFPN48 - Mechanical data

Symbol	Millimeters			Inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
D ⁽²⁾	6.900	7.000	7.100	0.2717	0.2756	0.2795
D1	5.400	5.500	5.600	0.2126	0.2165	0.2205
D2 ⁽³⁾	5.500	5.600	5.700	0.2165	0.2205	0.2244
E ⁽²⁾	6.900	7.000	7.100	0.2717	0.2756	0.2795
E1	5.400	5.500	5.600	0.2126	0.2165	0.2205
E2 ⁽³⁾	5.500	5.600	5.700	0.2165	0.2205	0.2244
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimensions D and E do not include mold protrusion, not exceed 0.15 mm.
- 3. Dimensions D2 and E2 are not in accordance with JEDEC.

Figure 42. UFQFPN48 - Footprint example



1. Dimensions are expressed in millimeters.

DT_A0B9_UFQFPN48_FP_V3



7.7 LQFP64 package information (5W)

This is a 64-pins, 10 x 10 mm, low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 43. LQFP64 - Outline(15.)




Table 92. LQFP64 - Mechanical data

Symbol	millimeters			inches ^(14.)		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	0.0630
A1 ^(12.)	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ^(9.) (11.)	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ^(11.)	0.17	0.20	0.23	00067	0.0079	0.0091

DS14581 - Rev 2 page 117/134



	millimeters			inches ^(14.)			
Symbol Min		Тур	Max	Min	Тур	Max	
c ^(11.)	0.09	-	0.20	0.0035	-	0.0079	
c1 ^(11.)	0.09	-	0.16	0.0035	-	0.0063	
D ^(4.)		12.00 BSC			0.4724 BSC		
D1 ^{(2.)(5.)}		10.00 BSC			0.3937 BSC		
E ^(4.)		12.00 BSC			0.4724 BSC		
E1 ^{(2.)(5.)}		10.00 BSC			0.3937 BSC		
е		0.500 BSC			0.0197 BSC		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
N ^(13.)			(64			
Θ	0°	3.5°	7°	0°	3.5°	7°	
Θ1	0°	-	-	0°	-	-	
Θ2	10°	12°	14°	10°	12°	14°	
Θ3	10°	12°	14°	10°	12°	14°	
R1	0.08	-	-	0.0031	-	-	
R2	0.08	-	0.20	0.0031	-	0.0079	
S	0.20	-	-	0.0079	-	-	
aaa ^(1.)	0.20			0.0079			
bbb ^(1.)	0.20			0.0079			
ccc ^(1.)		0.08			0.0031		
ddd ^(1.)		0.08		0.0031			


Notes

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

DS14581 - Rev 2 page 118/134



Figure 44. LQFP64 - Footprint example



1. Dimensions are expressed in millimeters.

DS14581 - Rev 2 page 119/134



7.8 UFBGA64 package information (A019)

This UFBGA is a 64-ball, 5 x 5 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.

Note: See list of notes in the notes section.

Figure 45. UFBGA64 - Outline(13.)




Table 93. UFBGA64 - Mechanical data

Symbol	millimeters ^(1.)			inches ^(12.)		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
A(2.)(3.)	-	-	0.60	-	-	0.0236
A1 ^(4.)	0.05	-	-	0.0020	-	-
A2	-	0.43	-	-	0.0169	-

DS14581 - Rev 2 page 120/134

A019_UFBGA64_ME_V2



Symbol	millimeters ^(1.)			inches ^(12.)			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
b ^(5.)	0.23	0.28	0.33	0.0090	0.0110	0.0130	
D(6.)		5.00 BSC			0.1969 BSC		
D1		3.50 BSC			0.1378 BSC		
E		5.00 BSC			0.1969 BSC		
E1	3.50 BSC			0.1378 BSC			
e ^(9.)	0.50 BSC			0.0197 BSC			
N ^(10.)				64	64		
SD ^(11.)		0.25 BSC		0.0098 BSC			
SE ^(11.)		0.25 BSC		0.0098 BSC			
aaa		0.15		0.0059			
ccc	0.20			0.0079			
ddd	0.08			0.0031			
eee	0.15			0.0059			
fff		0.05		0.0020			


Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-2009 apart European projection.
- 2. UFBGA stands for ultra profile fine pitch ball grid array: 0.50 mm < A ≤ 0.65 mm / fine pitch e < 1.00 mm.
- 3. The profile height, A, is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.
- 4. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- Dimension b is measured at the maximum diameter of the terminal (ball) in a plane parallel to primary datum C.
- 6. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances refer to form and position table. On the drawing these dimensions are framed.
- 7. Primary datum C is defined by the plane established by the contact points of three or more solder balls that support the device when it is placed on top of a planar surface.
- 8. The terminal (ball) A1 corner must be identified on the top surface of the package by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heat slug. A distinguish feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.
- 9. e represents the solder ball grid pitch.
- 10. N represents the total number of balls on the BGA.
- 11. Basic dimensions SD and SE are defined with respect to datums A and B. It defines the position of the centre ball(s) in the outer row or column of a fully populated matrix.
- 12. Values in inches are converted from mm and rounded to 4 decimal digits.
- 13. Drawing is not to scale

DS14581 - Rev 2 page 121/134



Figure 46. UFBGA64 - Footprint example



DT_BGA_WLCSP_FT_V1

Table 94. UFBGA64 - Recommended PCB design rules (0.50 mm pitch BGA)

Dimension	Recommended values		
Pitch	0.50 mm		
Dpad	0.280 mm		
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)		
Stencil opening	0.280 mm aperture diameter		
Stencil thickness	Between 0.100 mm and 0.125 mm		
Pad trace width	0.100 mm		

7.9 Package thermal characteristics

The operating junction temperature, T_J, must never exceed the maximum given in Section 6.3.1: General operating conditions.

The maximum junction temperature in °C that the device can reach if respecting the operating conditions, is: operating conditions, is:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

where:

- T_{Amax} is the maximum ambient temperature, in °C.
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W.
- $P_D = P_{INT} + P_{I/O}$
 - P_{INT} is the power dissipation contribution from product to I_{DD} and V_{DD} , expressed in Watts.
 - P_{I/O} is the power dissipation contribution from output ports where: $P_{I/O} = \sum \left(V_{OL} \times I_{OL} \right) + \sum \left(\left(V_{DDIOx} V_{OH} \right) \right) \times I_{OH} \text{ taking into account the actual V}_{OL} / I_{OL} \text{ and V}_{OH} / I_{OH} \text{ of the I/Os at low and high level in the application.}$

Table 95. Package thermal characteristics

Symbol	Parameter	Package	Value	Unit
ΘЈА	Thermal resistance junction-ambient	TSSOP20	78.5	°C/W
		WLCSP27	78.0	
		UFQFPN32	41.2	
		LQFP48	53.2	

DS14581 - Rev 2 page 122/134



Symbol	Parameter	Package	Value	Unit
	Thermal resistance junction-ambient	UFQFPN48	30.7	
Θ_{JA}		LQFP64	46.2	
		UFBGA64	60.4	
	Thermal resistance junction-board	TSSOP20	49.4	
		WLCSP27	50.8	°C/W
		UFQFPN32	23.1	
Θ_{JB}		LQFP48	30.5	
		UFQFPN48	15.0	
		LQFP64	28.6	
		UFBGA64	43.6	
	Thermal resistance junction-top case	TSSOP20	24.8	
		WLCSP27	5.3	
		UFQFPN32	19.0	
Θ _{JC}		LQFP48	18.6	
		UFQFPN48	11.6	
		LQFP64	15.9	1
		UFBGA64	19.2	


7.9.1 Reference documents

- JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions Natural Convection (Still Air) available on www.jedec.org.
- For information on thermal management, refer to application note "Guidelines for thermal management on STM32 applications" (AN5036) available on www.st.com.

DS14581 - Rev 2 page 123/134



8 Ordering information



Note:

For a list of available options (such as speed and package) or for further information on any aspect of this device, contact your nearest ST sales office.

DS14581 - Rev 2 page 124/134



Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST
 products. These certification bodies are therefore independently responsible for granting or revoking
 security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations,
 assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

DS14581 - Rev 2 page 125/134



Revision history

Table 96. Document revision history

Date	Revision	Changes
01-Mar-2024	1	Initial release.
		Cover page:
		 Updated ULPMark[™]-CP and ULPMark[™]-PP values on cover page. Changed number of touch sensing channel to 18.
		Added Section 3.19: Touch sensing controller (TSC).
18-Mar-2024	2	Updated $I_{DD \text{ (Stop 1)}}$ maximum values in Table 38. Current consumption in Stop 1 mode.
		Added I _{DD (Stop 2)} maximum values in Table 39. Current consumption in Stop 2 mode.
		Added $I_{DD (SRAM2)}$ maximum values in Table 40. Current consumption in Standby mode.

DS14581 - Rev 2 page 126/134



Contents

1	Intro	duction	l	3			
2	Desc	ription		4			
3	Fund	tional o	overview	7			
	3.1	Arm [®] C	Cortex®-M0+ core with MPU	7			
	3.2	Adaptiv	ve real-time memory accelerator (ART Accelerator)	7			
	3.3	Memor	y protection unit	7			
	3.4	Memori	ies	8			
		3.4.1	Embedded flash memory	8			
		3.4.2	Embedded SRAM	8			
	3.5	Boot m	nodes	9			
	3.6	Power	supply management	9			
		3.6.1	Power supply schemes	9			
		3.6.2	Power supply supervisor	10			
		3.6.3	Voltage regulator	10			
		3.6.4	V _{BAT} operation	10			
	3.7	Low-power modes					
	3.8	Peripheral interconnect matrix					
	3.9	Reset a	and clock controller (RCC)	15			
		3.9.1	Reset mode	15			
		3.9.2	Clocks and startup	15			
	3.10	Genera	al-purpose inputs/outputs (GPIOs)	16			
	3.11	Direct r	Direct memory access controller (DMA)17				
	3.12	DMA re	equest multiplexer (DMAMUX)	17			
	3.13 Interrupts and events		ots and events	17			
		3.13.1	Nested vectored interrupt controller (NVIC)	17			
		3.13.2	Extended interrupt/event controller (EXTI)	18			
	3.14	Cyclic r	redundancy check calculation unit (CRC)	18			
	3.15	Analog-	-to-digital converter (ADC)	18			
		3.15.1	Temperature sensor	18			
		3.15.2	Internal voltage reference (V _{REFINT})	19			
		3.15.3	V _{BAT} battery voltage monitoring	19			
	3.16	Digital-	to-analog converter (DAC)	19			
	3.17	Compa	rators (COMP)	20			
	3.18	Operati	ional amplifier (OPAMP)	20			
	3.19	Touch s	sensing controller (TSC)	20			



	3.20	True ra	andom-number generator (RNG)	20		
	3.21	Timers	s and watchdogs	21		
		3.21.1	Advanced-control timer (TIM1)	21		
		3.21.2	General-purpose timers (TIM2, 3, 15, 16)	22		
		3.21.3	Basic timers (TIM6 and TIM7)	22		
		3.21.4	Low-power timers (LPTIM1 and LPTIM2)	22		
		3.21.5	Independent watchdog (IWDG)	22		
		3.21.6	System window watchdog (WWDG)	22		
		3.21.7	SysTick timer	23		
	3.22	Real-ti	ime clock (RTC), tamper (TAMP) and backup registers	23		
	3.23	Inter-in	ntegrated circuit interface (I2C)	23		
	3.24	Univer	rsal synchronous/asynchronous receiver transmitter (USART/UART)	24		
	3.25	Low-po	ower universal asynchronous receiver transmitter (LPUART)	25		
	3.26	Serial	peripheral interface (SPI)	25		
	3.27	Debug	support	25		
		3.27.1	Serial wire debug port (SW-DP)			
4	Pino	uts/bal	louts, pin description, and alternate functions			
	4.1		/ballout schematics			
	4.2		scription			
	4.3		ate functions			
_						
5		_	ipping			
6		ectrical characteristics				
	6.1	Param	neter conditions			
		6.1.1	Minimum and maximum values			
		6.1.2	Typical values	39		
		6.1.3	Typical curves	39		
		6.1.4	Loading capacitor	39		
		6.1.5	Pin input voltage	39		
		6.1.6	Power supply scheme	40		
		6.1.7	Current consumption measurement	40		
	6.2	Absolu	ıte maximum ratings	41		
	6.3	Operat	ting conditions	42		
		6.3.1	General operating conditions	42		
		6.3.2	Operating conditions at power-up / power-down	42		
		6.3.3	Embedded reset and power control block characteristics	43		
		6.3.4	Embedded voltage reference	44		
		6.3.5	Supply current characteristics	46		



Rev	ision l	nistory .		126
			y notice	
8	Orde	ring info	ormation	124
		7.9.1	Reference documents	123
	7.9	Packag	e thermal characteristics	122
	7.8	UFBGA	A64 package information (A019)	120
	7.7	LQFP64	4 package information (5W)	117
	7.6	UFQFP	N48 package information (A0B9)	115
	7.5	LQFP48	8 package information (5B)	112
	7.4		N32 package information (A0B8)	
		7.3.1	Device marking for WLCSP27	107
	7.3	WLCSF	P27 package information (B0KB)	104
	7.2		220 package information (YA)	
	7.1		marking	
7	Pack		ormation	
		6.3.27	SPI characteristics	
		6.3.26	USART characteristics	
		6.3.25	I ² C-bus interface characteristics	
		6.3.24	Timer characteristics	
		6.3.23	Operational amplifiers characteristics	
		6.3.22	Comparator characteristics	
		6.3.21	Digital-to-analog converter characteristics	
		6.3.20	V _{BAT} monitoring characteristics	88
		6.3.19	Temperature sensor characteristics	
		6.3.18	Analog-to-digital converter characteristics	82
		6.3.17	Analog switches booster	81
		6.3.16	Extended interrupt and event controller input (EXTI) characteristics	81
		6.3.15	NRST pin characteristics	80
		6.3.14	I/O port characteristics	76
		6.3.13	I/O current injection characteristics	76
		6.3.12	Electrical sensitivity characteristics	75
		6.3.11	EMC characteristics	74
		6.3.10	Flash memory characteristics	73
		6.3.9	PLL characteristics	73
		6.3.8	Internal clock source characteristics	69
		6.3.7	External clock source characteristics	65
		6.3.6	Wake-up time from low-power modes and voltage scaling transition times	64

STM32U031x4/6/8



Contents

List of tables	131
List of figures	133

DS14581 - Rev 2



List of tables

Table 1.	Device features and peripheral counts
Table 2.	Access status versus readout protection level and execution modes
Table 3.	Functionalities depending on the mode
Table 4.	Interconnect of peripherals
Table 5.	Temperature sensor calibration values
Table 6.	Internal voltage reference calibration values
Table 7.	Timer feature comparison
Table 8.	I ² C implementation
Table 9.	USART implementation
Table 10.	SPI implementation
Table 11.	Legend/abbreviations used in the pinout table
Table 12.	STM32U031x4/6/8 pin/ball definition
Table 13.	Port A alternate functions
Table 14.	Port B alternate functions
Table 15.	Port C alternate functions
Table 16.	Port D alternate functions
Table 17.	Port F alternate functions
Table 18.	Voltage characteristics
Table 19.	Current characteristics
Table 20.	Thermal characteristics
Table 21.	General operating conditions
Table 22.	Operating conditions at power-up / power-down
Table 23.	Embedded reset and power control block characteristics
Table 24.	Embedded internal voltage reference
Table 25.	Current consumption in Run and Low-power run modes, code with data processing running from flash memory, bypass mode, ART enabled (cache ON, prefetch OFF), HSE clock used as system clock
Table 26.	Current consumption in Run and Low-power run modes, code with data processing running from flash memory, ART enabled (cache ON, prefetch OFF), MSI clock used as system clock
Table 27.	Current consumption in Run and Low-power run modes, code with data processing running from flash memory, bypass mode, ART disabled (cache ON, prefetch OFF), HSE clock used as system clock
Table 28.	Current consumption in Run and Low-power run modes, code with data processing running from flash memory, bypass mode, ART disabled (cache ON, prefetch OFF), MSI clock used as system clock
Table 29.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1, bypass mode, HSE clock used as system clock
Table 30.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1, MSI clock used as system clock
Table 31.	Typical current consumption in Run and Low-power run modes, with different codes running from flash memory, ART enabled (cache ON, prefetch OFF)
Table 32.	Typical current consumption in Run and Low-power run modes, with different codes running from flash memory, ART disabled
Table 33.	Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1 53
Table 34.	Current consumption in Sleep and Low-power sleep modes, flash memory ON, HSE clock used as system clock 53
Table 35.	Current consumption in Sleep and Low-power sleep modes, flash memory ON, MSI clock used as system clock . 54
Table 36.	Current consumption in Sleep and Low-power sleep modes, flash memory in power-down mode 54
Table 37.	Current consumption in Stop 0 mode
Table 38.	Current consumption in Stop 1 mode
Table 39.	Current consumption in Stop 2 mode
Table 40.	Current consumption in Standby mode
Table 41.	Current consumption in Shutdown mode
Table 42.	Current consumption in VBAT mode
Table 43.	Peripheral current consumption
Table 44.	Low-power mode wake-up timings
Table 45.	Regulator mode transition times
Table 46.	Wake-up time using USART/LPUART65

DS14581 - Rev 2 page 131/134



Table 47.	High-speed external user clock characteristics	
Table 48.	Low-speed external user clock characteristics	. 66
Table 49.	HSE oscillator characteristics	
Table 50.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	. 68
Table 51.	HSI16 oscillator characteristics	. 69
Table 52.	MSI oscillator characteristics	. 70
Table 53.	LSI oscillator characteristics	. 72
Table 54.	PLL characteristics	. 73
Table 55.	Flash memory characteristics	. 73
Table 56.	Flash memory endurance and data retention	. 74
Table 57.	EMS characteristics	. 74
Table 58.	EMI characteristics for f _{HSE} = 8 MHz and f _{HCLK} = 48 MHz	. 75
Table 59.	ESD absolute maximum ratings	. 75
Table 60.	Electrical sensitivities	. 76
Table 61.	I/O current injection susceptibility	. 76
Table 62.	I/O static characteristics	. 77
Table 63.	Output voltage characteristics	. 78
Table 64.	I/O AC characteristics	. 79
Table 65.	NRST pin characteristics	. 80
Table 66.	EXTI Input Characteristics	. 81
Table 67.	Analog switches booster characteristics	. 81
Table 68.	ADC characteristics	. 82
Table 69.	Maximum ADC R _{AIN}	. 83
Table 70.	ADC accuracy	. 85
Table 71.	TS characteristics	. 88
Table 72.	V _{BAT} monitoring characteristics	. 88
Table 73.	V _{BAT} charging characteristics	
Table 74.	DAC characteristics	
Table 75.	DAC accuracy	
Table 76.	COMP characteristics.	
Table 77.	OPAMP characteristics	
Table 78.	TIMx characteristics	
Table 79.	IWDG min/max timeout period at 32 kHz (LSI)	
Table 80.	WWDG min/max timeout at 56 MHz (PCLK)	
Table 81.	I2C analog filter characteristics	
Table 82.	USART characteristics	
Table 83.	SPI characteristics	
Table 84.	TSSOP20 - Mechanical data	
Table 85.	WLCSP27 - Mechanical data	106
Table 86.	WLCSP27 - Example of PCB design rules	107
Table 87.	UFQFPN32 - Mechanical data	
Table 88.	Tolerance of form and position	.110
Table 89.	Tolerance of form and position symbol definition	
Table 90.	LQFP48 - Mechanical data	
Table 91.	UFQFPN48 - Mechanical data	
Table 92.	LQFP64 - Mechanical data	
Table 93.	UFBGA64 - Mechanical data	
Table 94.	UFBGA64 - Recommended PCB design rules (0.50 mm pitch BGA)	
Table 95.	Package thermal characteristics	
Table 96.	Document revision history	

DS14581 - Rev 2 page 132/134





List of figures

Figure 1.	Block diagram	6
Figure 2.	Power supply overview	10
Figure 3.	TSSOP20 pinout	26
Figure 4.	WLCSP27 ballout	26
Figure 5.	UFQFPN32 pinout	27
Figure 6.	LQFP48 pinout	27
Figure 7.	UFQFPN48 pinout	28
Figure 8.	LQFP64 pinout	28
Figure 9.	UFBGA64 ballout	29
Figure 10.	Pin loading conditions	39
Figure 11.	Pin input voltage	39
Figure 12.	Power supply scheme	40
Figure 13.	Current consumption measurement scheme	40
Figure 14.	V _{REFINT} versus temperature	45
Figure 15.	AC timing diagram for high-speed external clock source	66
Figure 16.	AC timing diagram for low-speed external clock source	66
Figure 17.	Typical application with an 8 MHz crystal	68
Figure 18.	Typical application with a 32.768 kHz crystal	69
Figure 19.	HSI16 frequency versus temperature	70
Figure 20.	Typical current consumption versus MSI frequency	72
Figure 21.	I/O input characteristics	78
Figure 22.	I/O AC characteristics definition	80
Figure 23.	Recommended NRST pin protection	81
Figure 24.	ADC accuracy characteristics	
Figure 25.	Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function	87
Figure 26.	12-bit buffered / non-buffered DAC	90
Figure 27.	USART timing diagram in SPI master mode	97
Figure 28.	USART timing diagram in SPI slave mode	
Figure 29.	SPI timing diagram - slave mode and CPHA = 0	
Figure 30.	SPI timing diagram - slave mode and CPHA = 1	
Figure 31.	SPI timing diagram - master mode	
Figure 32.	TSSOP20 - Outline	
Figure 33.	TSSOP20 - Footprint example	
Figure 34.	WLCSP27 - Outline	
Figure 35.	WLCSP27 - Footprint example	
Figure 36.	WLCSP27 marking example	
Figure 37.	UFQFPN32 - Outline	
Figure 38.	UFQFPN32 - Footprint example	
Figure 39.	LQFP48- Outline ^(15.)	
Figure 40.	LQFP48 - Footprint example	
Figure 41.	UFQFPN48 - Outline	
Figure 42.	UFQFPN48 - Footprint example	
Figure 43.	LQFP64 - Outline ^(15.)	
Figure 44.	LQFP64 - Footprint example	
Figure 45.	UFBGA64 - Outline ^(13.)	
Figure 46.	UFBGA64 - Footprint example	122

DS14581 - Rev 2 page 133/134



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS14581 - Rev 2 page 134/134