



Biosensor with vAFE (vertical analog front-end) for biopotential signals and 6-axis IMU (inertial measurement unit) with AI and sensor fusion



life.augmented

LGA-14L (2.5 x 3.0 x 0.71 mm) typ.

Product status link					
ST1VAFE6X					
Product summary					
Order code	ST1VAFE6AXTR				
Temperature range [°C]	-40 to +85				
Package	LGA-14L (2.5 x 3.0 x 0.71 mm)				

Product resources	
TN0018 (design and soldering)	

Tape and reel

Packing



Features

- Dual channels for biopotential signal detection and motion tracking
- Biopotential signal detection channel with analog hub
 - Single-ended or differential input amplifier (vAFE) channel
 - Digital notch filter to reduce powerline noise (50/60 Hz)
 - ODR fixed at 240 Hz
- Biopotential and motion signals fully synchronized for context-aware analysis
- Programmable finite state machine for accelerometer, gyroscope, and vAFE data processing with high rate @960 Hz
- Machine learning core with exportable features and filters for AI applications
- "Always-on" experience with low power consumption
- Smart FIFO up to 4.5 KB
- ±2/±4/±8/±16 g full scale
- ±125/±250/±500/±1000/±2000/±4000 dps full scale
- SPI / I²C & MIPI I3C[®] v1.1 serial interface with main processor data synchronization
- Embedded adaptive self-configuration (ASC)
- Embedded analog hub for ADC and processing analog input data
- Embedded sensor fusion low-power algorithm
- Embedded temperature sensor
- Analog supply voltage: 1.71 V to 3.6 V
- Independent IO supply (extended range: 1.08 V to 3.6 V)
- Compact footprint: 2.5 mm x 3 mm x 0.71 mm
- ECOPACK and RoHS compliant

Applications

- Heart rate, pulse monitoring, and ECG (electrocardiogram) for digital healthcare applications
- Wearable and portable devices
- Activity tracking and well-being

Description

The ST1VAFE6X is a biosensor embedding a vAFE channel to detect biopotential signals and a 6-axis IMU featuring a high-performance 3-axis digital accelerometer and 3-axis digital gyroscope for motion tracking.

The ST1VAFE6AX embeds advanced dedicated features and data processing for motion processing like the finite state machine (FSM), sensor fusion low power (SFLP), adaptive self-configuration (ASC), and machine learning core (MLC) with exportable AI features/filters.

The ST1VAFE6AX is available in a small plastic, land grid array (LGA) package of $2.5 \times 3.0 \times 0.71$ mm to address ultracompact solutions.

1 Overview

 ∇I

The ST1VAFE6AX is a biosensor embedding a vAFE channel to detect biopotential signals and a 6-axis IMU featuring a high-performance 3-axis digital accelerometer and 3-axis digital gyroscope for motion tracking.

The device has been designed with a very compact, low-power vAFE with configurable input impedance. The vAFE enables reading analog signals that are complementary to motion signals. The vAFE and motion signals are intrinsically synchronous, so the result is a unique context-aware edge analysis, thus low power and with the minimum possible latency.

Easy integration and actual synchronization of the vAFE with the accelerometer sensor signal, allows standalone processing in MEMS sensors, leveraging the MEMS sensor embedded ecosystem, including FSM and MLC, offloading the microcontroller.

Biopotential and motion data are available on the I²C / SPI / MIPI I3C[®] interface.

The event-detection interrupts enable efficient and reliable motion tracking and context awareness, implementing hardware recognition of free-fall events, 6D orientation, click and double-click sensing, activity or inactivity, stationary/motion detection and wake-up events.

Embedded FIFO with compression and dynamic allocation of significant data allows overall power saving of the system with a FIFO buffer size up to 4.5 KB.

The ST1VAFE6AX MEMS sensor module leverages the robust and mature in-house manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit, which is trimmed to better match the characteristics of the sensing element.

The ST1VAFE6AX is available in a small plastic, land grid array (LGA) package of 2.5 x 3.0 x 0.71 mm to address ultracompact solutions.



2 Pin description

57



Figure 1. Pin connections

Table 1. Pin description

Pin#	Name	Function
1	SDO/TA0	SPI 4-wire interface serial data output (SDO)
' '	SD0/TA0	I ² C least significant bit of the device address (TA0)
2	RES	Connect to GND or VDDIO
3	RES	Connect to GND or VDDIO
4	INT1	Programmable interrupt in I ² C and SPI
5	VDDIO ⁽¹⁾	Power supply for I/O pins
6	AH1/BIO1	Connect to VDD or GND if the analog hub and vAFE are disabled.
0		AH input 1 (or BIO electrode 1) is connected if the analog hub (or vAFE) is enabled.
7	GND	0 V supply
8	VDD ⁽¹⁾	Power supply
9	AH2/BIO2	Connect to VDD or GND if the analog hub and vAFE are disabled.
5	ANZ/DIOZ	AH input 2 (or BIO electrode 2) is connected if the analog hub (or vAFE) is enabled.
10	INT2	Programmable interrupt 2 in I ² C and SPI
11	RES	Connect to VDDIO or leave unconnected
		I ² C / MIPI I3C [®] / SPI mode selection
12	CS	(1: SPI idle mode / I ² C / MIPI I3C [®] communication enabled;
		0: SPI communication mode / I ² C / MIPI I3C [®] disabled)
13	SCL	I ² C / MIPI I3C [®] serial clock (SCL)
13	SUL	SPI serial port clock (SPC)
		I ² C / MIPI I3C [®] serial data (SDA)
14	SDA	SPI serial data input (SDI)
		3-wire interface serial data output (SDO)

1. Recommended 100 nF filter capacitor

3 Functionality

77

3.1 Operating modes

The ST1VAFE6AX has different operating modes available:

- vAFE active with the accelerometer set in high-performance mode
- vAFE active with the gyroscope set either in low-power or high-performance mode
- vAFE active with the accelerometer set in high-performance mode and the gyroscope set either in lowpower or high-performance mode
- Only accelerometer active and gyroscope in power-down
- Only gyroscope active and accelerometer in power-down
- Both accelerometer and gyroscope sensors active with independent ODR and power mode

3.2 Biosensor functionality

The ST1VAFE6AX embeds a vAFE, which is able to detect biopotentials by means of the external electrodes connected to the device.

In the ST1VAFE6AX, the vAFE has a dedicated channel that can be activated by setting the AH_BIO_EN bit and the AH_BIO1_EN / AH_BIO2_EN bits to 1 in the CTRL7 (16h) register.

The accelerometer sensor must be set in high-performance mode when the vAFE channel is enabled.

The vAFE data-ready signal is represented by the AH_BIODA bit of the STATUS_REG (1Eh) register. This signal can be driven to the INT2 pin by setting the INT2_DRDY_AH_BIO bit to 1 in the CTRL7 (16h) register.

The vAFE data are available as a 16-bit word in two's complement in the AH_BIO_OUT_L (3Ah) and AH_BIO_OUT_H (3Bh) registers.

The AH_BIO_LPF bit in the CTRL9 (18h) register and the AH_BIO_HPF bit in the CTRL8 (17h) register are used to enable/disable, respectively, the embedded digital notch filter and the embedded digital high-pass filter and to set the vAFE data rate and the overall bandwidth of the vAFE channel as shown in Table 2.

AH_BIO_LPF	AH_BIO_HPF	AH / vAFE ODR (typ.) ⁽¹⁾	AH / vAFE bandwidth (typ.) [low, high]
0	0	240 Hz	[0 Hz, 318 Hz]
0	1	240 Hz	[0.15 Hz, 318 Hz]
1	0	120 Hz	[0 Hz, 14.8 Hz] ⁽²⁾
1	1	120 Hz	[0.08 Hz, 14.8 Hz] ⁽²⁾

Table 2. Analog hub / vAFE channel ODR and bandwidth configuration

1. The analog hub / vAFE channel ODR is equal to 240 Hz if the notch filter is disabled, otherwise the ODR is equal to 120 Hz.

2. First -3 dB crossing point

The vAFE data can be stored in FIFO (by setting the AH_BIO_BATCH_EN bit to 1 in the COUNTER_BDR_REG1 (0Bh) register) and can also be processed by MLC/FSM logic.

The equivalent input impedance of the vAFE buffers can be selected by properly setting the AH_BIO_C_ZIN_[1:0] bits in the CTRL7 (16h) register.

Finally, the AH_BIO_SW bit in the CTRL10 (19h) register allows internally swapping the input electrodes connected to the AH1/BIO1 and AH2/BIO pins.



3.3 Accelerometer power modes

In the ST1VAFE6AX, the accelerometer can be configured in three different operating modes: power-down mode, low-power mode, and high-performance mode.

The accelerometer is activated from power-down by writing ODR_XL_[3:0] in CTRL1 (10h).

The operating mode selected depends on the value of the OP_MODE_XL_[2:0] bits in CTRL1 (10h).

If the value of the OP_MODE_XL_[2:0] bits is 000 (default), high-performance mode is valid for all ODRs (from 7.5 Hz up to 7.68 kHz).

In high-performance mode, the analog antialiasing filter is active.

Low-power mode is available for lower ODRs (1.875 Hz, 15 Hz, 30 Hz, 60 Hz, 120 Hz, 240 Hz). The three low-power modes are enabled by setting OP_MODE_XL_[2:0] to 100 (LPM1), 101 (LPM2), 110 (LPM3).

The embedded functions based on accelerometer data (free-fall, 6D, tap/double-tap, wake-up, activity/inactivity, stationary/motion, step counter, step detection, significant motion, tilt) and the FIFO batching functionality are supported in all modes.



3.4 Accelerometer dual-channel mode

The ST1VAFE6AX accelerometer block has a dual-channel architecture able to work with two different full scales simultaneously. By default, the device operates in single-channel mode supporting FS scale values from $\pm 2 g$ through $\pm 16 g$ and different power modes, as described in Section 3.3: Accelerometer power modes. The block diagrams in the following figures show the configuration of acceleration data processing in the two different modes.





Figure 3. Dual-channel mode (XL_DualC_EN = 1)



The dual-channel functionality can be enabled/disabled by configuring the bit XL_DualC_EN to 1 (enable) or to 0 (disable) in CTRL8 (17h).

Referring to Figure 3. Dual-channel mode (XL_DualC_EN = 1), when the dual-channel mode has been activated:

- 1. Channel 1 supports user-selectable full-scale acceleration range of ±2/±4/±8/±16 *g* based on the value of the FS_XL_[1:0] bits in the CTRL8 (17h) register.
- Channel 2 full scale is set to ±16 g. Acceleration data are available in the output registers from UI_OUTZ_L_A_DualC (34h) and UI_OUTZ_H_A_DualC (35h) through UI_OUTX_L_A_DualC (38h) and UI_OUTX_H_A_DualC (39h)).



3.5 Gyroscope power modes

In the ST1VAFE6AX, the gyroscope can be configured in four different operating modes: power-down mode, sleep mode, low-power mode, and high-performance mode.

The gyroscope is activated from power-down by writing ODR_G_[3:0] in CTRL2 (11h).

The operating mode selected depends on the value of the OP_MODE_G_[2:0] bits in CTRL2 (11h).

If the value of the OP_MODE_G_[2:0] bits is 000 (default), high-performance mode is valid for all ODRs (from 7.5 Hz up to 7.68 kHz).

Low-power mode is available for lower ODRs (7.5 Hz, 15 Hz, 30 Hz, 60 Hz, 120 Hz, 240 Hz) and it is enabled by setting the OP_MODE_G_[2:0] bits to 101.

3.6 Analog hub functionality

The ST1VAFE6AX embeds an analog hub sensing functionality which is able to connect an analog input and convert it to a digital signal for embedded processing.

In the ST1VAFE6AX, the analog hub has a dedicated channel that can be activated by setting the AH_BIO_EN bit and the AH_BIO1_EN / AH_BIO2_EN bits to 1 in the CTRL7 (16h) register.

The accelerometer sensor must be set in high-performance mode when the analog hub channel is enabled.

The analog hub data-ready signal is represented by the AH_BIODA bit of the STATUS_REG (1Eh) register. This signal can be driven to the INT2 pin by setting the INT2_DRDY_AH_BIO bit to 1 in the CTRL7 (16h) register.

Analog hub data are available as a 16-bit word in two's complement in the AH_BIO_OUT_L (3Ah) and AH_BIO_OUT_H (3Bh) registers.

The AH_BIO_LPF bit in the CTRL9 (18h) register and the AH_BIO_HPF bit in the CTRL8 (17h) register are used to enable/disable, respectively, the embedded digital notch filter and the embedded digital high-pass filter and to set the analog hub data rate and the overall bandwidth of the analog hub channel as shown in Table 2.

Analog hub data can be stored in FIFO (by setting the AH_BIO_BATCH_EN bit to 1 in the COUNTER_BDR_REG1 (0Bh) register) and can also be processed by MLC/FSM logic.

The equivalent input impedance of the analog hub buffers can be selected by properly setting the AH_BIO_C_ZIN_[1:0] bits in the CTRL7 (16h) register.

Finally, the AH_BIO_SW bit in the CTRL7 (16h) register allows internally swapping the input connected to the AH1/BIO1 and AH2/BIO2 pins.

3.7 Block diagram of filters



Figure 4. Block diagram of filters





3.7.1 Block diagrams of the accelerometer filters

In the ST1VAFE6AX, the filtering chain for the accelerometer part is composed of the following:

- Digital filter (LPF1)
- Composite filter

Details of the block diagram appear in the following figure.

Figure 5. Accelerometer UI chain







- 1. The cutoff value of the LPF1 output is ODR/2 when the accelerometer is in high-performance mode. This value is equal to 3100 Hz when the accelerometer is in low-power mode 1 (2 mean), 912 Hz in low-power mode 2 (4 mean) or 431 Hz in low-power mode 3 (8 mean).
- te: Embedded functions include finite state machine, machine learning core, pedometer, step detector and step counter, significant motion detection, and tilt functions.

Note:



3.7.2 Block diagrams of the gyroscope filters

57/

The details of the gyroscope block diagram appear in the following figure.



Figure 7. Gyroscope digital chain

1. The LPF1 filter is available in high-performance mode only. If the gyroscope is configured in low-power mode, the LPF1 filter is bypassed.

In this configuration, the gyroscope ODR is selectable from 7.5 Hz up to 7.68 kHz. A low-pass filter (LPF1) is available, for more details about the filter characteristics see Table 59. Gyroscope LPF1 + LPF2 bandwidth selection.

The digital LPF2 filter's cutoff frequency depends on the selected gyroscope ODR, as indicated in the following table.

Gyroscope ODR [Hz]	LPF2 cutoff [Hz]
7.5	3.4
15	6.6
30	13.0
60	24.6
120	49
240	96
480	187
960	342
1.92 kHz	490
3.84 kHz	527
7.68 kHz	537

Table 3. Gyroscope LPF2 bandwidth selection

Note:

Data can be acquired from the output registers and FIFO over the primary I²C/MIPI I3C[®]/SPI interface.

3.8 FIFO

The presence of a FIFO allows consistent power saving for the system since the host processor does not need continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.

The ST1VAFE6AX embeds 1.5 KB of data in FIFO (up to 4.5 KB with the compression feature enabled) to store the following data:

- Gyroscope
- Accelerometer
- vAFE
- Step counter
- Timestamp
- Temperature
- MLC features and filters
- SFLP output data (quaternion, gyroscope bias, gravity vector)

Writing data in the FIFO can be configured to be triggered by the:

- Accelerometer / gyroscope data-ready signal
- Step detection signal

The applications have maximum flexibility in choosing the rate of batching for physical sensors with FIFOdedicated configurations: accelerometer, gyroscope, and temperature sensor batch rates can be selected by the user. The step counter can be stored in FIFO with the associated timestamp each time a step is detected. It is possible to select decimation for timestamp batching in FIFO with a factor of 1, 8, or 32.

The reconstruction of a FIFO stream is a simple task thanks to the FIFO_DATA_OUT_TAG byte that allows recognizing the meaning of a word in FIFO.

FIFO allows correct reconstruction of the timestamp information for each sensor stored in FIFO. If a change in the ODR or BDR (batch data rate) configuration is performed, the application can correctly reconstruct the timestamp and know exactly when the change was applied without disabling FIFO batching. FIFO stores information of the new configuration and timestamp in which the change was applied in the device.

Finally, FIFO embeds a compression algorithm that the user can enable in order to have up to 4.5 KB data stored in FIFO and take advantage of interface communication length for FIFO flushing and communication power consumption.

The programmable FIFO watermark threshold can be set in the FIFO_CTRL1 (07h) register using the WTM[7:0] bits. To monitor the FIFO status, dedicated registers (FIFO_STATUS1 (1Bh), FIFO_STATUS2 (1Ch)) can be read to detect FIFO overrun events, FIFO full status, FIFO empty status, FIFO watermark status, and the number of unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and INT2 pins of these status events, the configuration can be set in INT1_CTRL (0Dh) and INT2_CTRL (0Eh).

The FIFO buffer can be configured according to seven different modes:

- Bypass mode
- FIFO mode
- Continuous mode
- Continuous-to-FIFO mode
- ContinuousWTM-to-full mode
- Bypass-to-continuous mode
- Bypass-to-FIFO mode

Each mode is selected by the FIFO_MODE_[2:0] bits in the FIFO_CTRL4 (0Ah) register.

3.8.1 Bypass mode

In bypass mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 000), the FIFO is not operational and it remains empty. Bypass mode is also used to reset the FIFO when in FIFO mode.



3.8.2 FIFO mode

In FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 001) data from the output channels are stored in the FIFO until it is full.

To reset FIFO content, bypass mode should be selected by writing FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0]) to 000. After this reset command, it is possible to restart FIFO mode by writing FIFO_CTRL4 (0Ah) (FIFO MODE [2:0]) to 001.

The FIFO buffer memorizes up to 4.5 KB of data (with compression enabled) but the depth of the FIFO can be resized by setting the WTM[7:0] bits in FIFO_CTRL1 (07h). If the STOP_ON_WTM bit in FIFO_CTRL2 (08h) is set to 1, FIFO depth is limited up to the WTM[7:0] bits in the FIFO_CTRL1 (07h) register.

3.8.3 Continuous mode

Continuous mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 110) provides a continuous FIFO update: as new data arrives, the older data is discarded.

A FIFO threshold flag FIFO_STATUS2 (1Ch)(FIFO_WTM_IA) is asserted when the number of unread samples in FIFO is greater than or equal to FIFO_CTRL1 (07h) (WTM[7:0]).

It is possible to route the FIFO_WTM_IA flag to the INT1 pin by writing in register INT1_CTRL (0Dh) (INT1_FIFO_TH) = 1 or to the INT2 pin by writing in register INT2_CTRL (0Eh)(INT2_FIFO_TH) = 1. A full-flag interrupt can be enabled. INT1_CTRL (0Dh)(INT1_FIFO_FULL) = 1 or INT2_CTRL (0Eh)

(INT2_FIFO_FULL) = 1, in order to indicate FIFO saturation and eventually read its content all at once. If an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and the FIFO_OVR_IA flag

in FIFO_STATUS2 (1Ch) is asserted.

In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples available in FIFO_STATUS1 (1Bh) and FIFO_STATUS2 (1Ch)(DIFF_FIFO_[8:0]).

3.8.4 Continuous-to-FIFO mode

In continuous-to-FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 011), FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

When the selected trigger bit is equal to 1, FIFO operates in FIFO mode. When the selected trigger bit is equal to 0, FIFO operates in continuous mode.

3.8.5 ContinuousWTM-to-full mode

In continuousWTM-to-full mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 010), FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

When the selected trigger bit is equal to 0, FIFO operates in continuous mode with the FIFO size limited to the FIFO watermark level (defined by the WTM[7:0] bits in the FIFO_CTRL1 (07h) register). When the selected trigger bit is equal to 1, FIFO continues to store data until it is full.





3.8.6 Bypass-to-continuous mode

In bypass-to-continuous mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 100), data measurement storage inside FIFO operates in continuous mode when selected triggers are equal to 1, otherwise FIFO content is reset (bypass mode).

FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

3.8.7 Bypass-to-FIFO mode

In bypass-to-FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 111), data measurement storage inside FIFO operates in FIFO mode when selected triggers are equal to 1, otherwise FIFO content is reset (bypass mode). FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

3.8.8 FIFO reading procedure

The data stored in FIFO are accessible from dedicated registers and each FIFO word is composed of 7 bytes: one tag byte (FIFO_DATA_OUT_TAG (78h), in order to identify the sensor, and 6 bytes of fixed data (FIFO_DATA_OUT registers from (79h) to (7Eh)).

The DIFF_FIFO_[8:0] field in the FIFO_STATUS1 (1Bh) and FIFO_STATUS2 (1Ch) registers contains the number of words (1 byte TAG + 6 bytes DATA) collected in FIFO.

In addition, it is possible to configure a counter of the batch events of accelerometer or gyroscope sensors. The flag COUNTER_BDR_IA in FIFO_STATUS2 (1Ch) alerts that the counter reaches a selectable threshold (CNT_BDR_TH_[9:0] field in COUNTER_BDR_REG1 (0Bh) and COUNTER_BDR_REG2 (0Ch)). This allows triggering the reading of FIFO with the desired latency of one single sensor. The sensor is selectable using the TRIG_COUNTER_BDR_[1:0] bits in COUNTER_BDR_REG1 (0Bh). As for the other FIFO status events, the flag COUNTER_BDR_IA can be routed on the INT1 or INT2 pins by asserting the corresponding bits (INT1_CNT_BDR of INT1_CTRL (0Dh) and INT2_CNT_BDR of INT2_CTRL (0Eh)).

In order to maximize the amount of accelerometer and gyroscope data in FIFO, the user can enable the compression algorithm by setting to 1 both the FIFO_COMPR_EN bit in EMB_FUNC_EN_B (05h) (embedded functions registers bank) and the FIFO_COMPR_RT_EN bit in FIFO_CTRL2 (08h). When compression is enabled, it is also possible to force writing non-compressed data at a selectable rate using the UNCOMPR_RATE_[1:0] field in FIFO_CTRL2 (08h).

Meta information about accelerometer and gyroscope sensor configuration changes can be managed by enabling the ODR_CHG_EN bit in FIFO_CTRL2 (08h).



4 Module specifications

4.1 Electrical characteristics

@VDD = 1.8 V, T = 25°C, unless otherwise noted.

Table 4. Electrical parameters of vAFE (@VDD = 1.8 V, T = 25°C)

Parameter	Тур.(1)	Unit
Supply current	15 ⁽²⁾	μA
Offset (shorted inputs)	3	mV
Noise (shorted inputs)	54	μV
Gain	78	LSB/mV
CMRR	54	dB
Input impedance	Configurable (from 235 M to 2.4 G)	Ω
Input range	±460	mV

1. VDDIO = 1.8 V, Zin = 235 MOhm. Typical values are based on characterization and are not guaranteed.

2. Extra supply current when only the analog hub / vAFE is enabled. In this condition, the accelerometer must be set to high-performance mode.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
VDD	Supply voltage		1.71	1.8	3.6	V
VDDIO	Power supply for I/O		1.08		3.6	V
IddHP	Gyroscope and accelerometer supply current in high-performance mode			0.6		mA
LA_IddHP	Accelerometer supply current in high-performance mode			190		μA
LA_IddLPM2	Accelerometer supply current in low-power mode (LPM2)	ODR = 60 Hz		20		μA
LA_IddLPM1	Accelerometer supply current in low-power mode (LPM1)	ODR = 60 Hz		17		μA
IddPD	Gyroscope and accelerometer supply current during power-down			2.6		μA
Ton	Turn-on time - gyroscope			30		ms
V _{IH}	Digital high-level input voltage		0.7 * VDDIO			V
V _{IL}	Digital low-level input voltage				0.3 * VDDIO	V
V _{OH}	High-level output voltage	I _{OH} = 4 mA ⁽²⁾	VDDIO - 0.2			V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA ⁽²⁾			0.2	V
Тор	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.

 4 mA is the maximum driving capability, that is, the maximum DC current that can be sourced/sunk by the digital pin in order to guarantee the correct digital output voltage levels V_{OH} and V_{OL}.



4.2 Mechanical characteristics

 $@VDD = 1.8 V, T = 25^{\circ}C$, unless otherwise noted.

Table 6. Mechanical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit	
				±2			
				±4			
LA_FS	Linear acceleration measurement range			±8		g	
				±16			
				±125			
				±250			
G_FS	Angular rate measurement range			±500		dps	
0_10	Angular fate measurement range			±1000		ups	
				±2000			
				±4000			
		FS = ±2 <i>g</i>		0.061			
LA_So	Linear acceleration sensitivity ⁽²⁾	FS = ±4 <i>g</i>		0.122		mg/LSB	
LA_00		FS = ±8 <i>g</i>		0.244		ing/LOD	
		FS = ±16 g		0.488			
		$FS = \pm 125 dps$		4.375			
	Angular rate sensitivity ⁽²⁾	$FS = \pm 250 \text{ dps}$		8.75		mdps/LSB	
G_So		$FS = \pm 500 \text{ dps}$		17.50			
0_00		$FS = \pm 1000 \text{ dps}$		35			
		$FS = \pm 2000 \text{ dps}$		70			
		$FS = \pm 4000 \text{ dps}$		140			
G_So%	Sensitivity tolerance ⁽³⁾	at component level		±1		%	
LA_SoDr	Linear acceleration sensitivity change vs. temperature $^{\left(4\right) }$	from -40° to +85°		±0.002		%/°C	
G_SoDr	Angular rate sensitivity change vs. temperature $^{\left(4\right) }$	from -40° to +85°		±0.005		%/°C	
LA_TyOff	Linear acceleration zero-g level offset accuracy ⁽³⁾			±20		mg	
G_TyOff	Angular rate zero-rate level ⁽³⁾			±2		dps	
LA_OffDr	Linear acceleration zero-g level change vs. temperature ⁽⁴⁾			±0.1		mg/°C	
G_OffDr	Angular rate typical zero-rate level change vs. temperature ⁽⁴⁾			±0.008		dps/°C	
Rn	Rate noise density in high-performance mode ⁽⁵⁾			3.5		mdps/√Hz	
RnRMS	Gyroscope RMS noise in low-power mode ⁽⁶⁾			70		mdps	
An	Acceleration noise density in high-performance mode ⁽⁷⁾	FS independent		70		µ <i>g</i> /√Hz	
		LPM1		2.8			
RMS	Accelerometer RMS noise in low-power mode ⁽⁸⁾	LPM2		2.1		mg RMS	
		LPM3		1.4			
				1.875 ⁽⁹⁾			
	Linear acceleration output data rate			7.5		Hz	
LA_ODR				15		112	
				30			



Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
				60		
				120		
				240		
				480		
				960		
				1.92 k		
				3.84 k		
				7.68 k		
	Angular rate output data rate			7.5		
				15		Hz
				30		
				60		
				120		
G_ODR				240		
				480		
				960		
				1.92 k		
				3.84 k		
				7.68 k		
	Linear acceleration self-test output change ⁽¹⁰⁾⁽¹¹⁾		20		1700	mg
Vst	(10)	FS = ±250 dps	20		80	dps
	Angular rate self-test output change ⁽¹²⁾	FS = ±2000 dps	150		700	dps
Тор	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.

2. Sensitivity values after factory calibration test and trimming.

3. Value after calibration.

- 4. Measurements are performed in a uniform temperature setup and they are based on characterization data in a limited number of samples. Not measured during final test for production.
- 5. Gyroscope rate noise density in high-performance mode is independent of the ODR and FS setting. Gyroscope noise density is computed starting from measured noise RMS and considering BW = ODR/2.
- 6. Gyroscope RMS noise in low-power mode is independent of the ODR and FS setting.
- 7. Accelerometer noise density in high-performance mode is independent of the selected ODR and FS. Accelerometer noise density is computed starting from measured noise RMS and considering BW = ODR/2.
- 8. Accelerometer RMS noise in low-power mode is independent of the ODR and FS setting.
- 9. This ODR is available when the accelerometer is in low-power mode.
- 10. The sign of the linear acceleration self-test output change is defined by the ST_XL_[1:0] bits in a dedicated register for all axes.
- 11. Accelerometer self-test limits are full-scale independent.
- 12. The sign of the angular rate self-test output change is defined by the ST_G_[1:0] bits in a dedicated register for all axes.



4.3 Temperature sensor characteristics

 $@VDD = 1.8 V, T = 25^{\circ}C$ unless otherwise noted.

Table 7. Temperature sensor characteristics

Symbol	Parameter	Test condition	Min.	Typ. ⁽¹⁾	Max.	Unit
TODR ⁽²⁾	Temperature refresh rate			60		Hz
Toff	Temperature offset ⁽³⁾		-15		+15	°C
TSen	Temperature sensitivity			256		LSB/°C
TST	Temperature stabilization time ⁽⁴⁾				500	μs
T_ADC_res	Temperature ADC resolution			16		bit
Тор	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed

2. When the accelerometer is in low-power mode and the gyroscope part is turned off, the TODR value is equal to the accelerometer ODR.

3. The output of the temperature sensor is 0 LSB (typ.) at 25°C.

4. Time from power ON to valid data based on characterization data.



4.4 Communication interface characteristics

4.4.1 SPI - serial peripheral interface

Subject to general operating conditions for VDD and Top. @VDDIO = 1.8 V, T = 25°C unless otherwise noted.

Symbol	Parameter		Value ⁽¹⁾		Unit
Symbol	Falanielei	Min	Тур	Max	
f _{c(SPC)}	SPI clock frequency			10	MHz
t _{c(SPC)}	SPI clock period	100			
$t_{high(SPC)}$	SPI clock high	45			
t _{low(SPC)}	SPI clock low	45			
+	CS setup time (mode 3)	5			
t _{su(CS)}	CS setup time (mode 0)	20			
ti (co)	CS hold time (mode 3)	20			ns
t _{h(CS)}	CS hold time (mode 0)	20			
t _{su(SI)}	SDI input setup time	5			
t _{h(SI)}	SDI input hold time	15			
t _{v(SO)}	SDO valid output time		15	25	
t _{dis(SO)}	SDO output disable time			50	
Cload	Bus capacitance			100	pF

Table 8. SPI target timing values

1. Values are evaluated at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production



Figure 8. SPI target timing in mode 0

Figure 9. SPI target timing in mode 3







4.4.2 I²C - inter-IC control interface

Subject to general operating conditions for VDD and Top. @VDDIO = 1.8 V, T = 25°C unless otherwise noted.

Symbol	Parameter	I ² C fast	mode ⁽¹⁾⁽²⁾	I ² C fast mo	Unit	
Symbol		Min	Max	Min	Max	
f _(SCL)	SCL clock frequency	0	400	0	1000	kHz
t _{w(SCLL)}	SCL clock low time	1.3		0.5		
t _{w(SCLH)}	SCL clock high time	0.6		0.26		μs
t _{su(SDA)}	SDA setup time	100		50		ns
t _{h(SDA)}	SDA data hold time	0	0.9	0		
t _{h(ST)}	START/REPEATED START condition hold time	0.6		0.26		
t _{su(SR)}	REPEATED START condition setup time	0.6		0.26		
t _{su(SP)}	STOP condition setup time	0.6		0.26		μs
t _{w(SP:SR)}	Bus free time between STOP and START condition	1.3		0.5		
	Data valid time		0.9		0.45	
	Data valid acknowledge time		0.9		0.45	
CB	Capacitive load for each bus line		400		550	pF

Table 9. I²C target timing values

1. Data based on standard I²C protocol requirement, not tested in production.

2. Data for I²C fast mode and I²C fast mode plus have been validated by characterization, not tested in production.

Figure 10. I²C target timing diagram



Note: Measurement points are done at 0.3·VDDIO and 0.7·VDDIO for both ports.



4.5 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 10. Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
VDD	Supply voltage	-0.3 to +4.8	V
T _{STG}	Storage temperature range	-40 to +125	°C
Sg	Acceleration g for 0.2 ms	20,000	g
ESD	Electrostatic discharge protection (HBM)	2	kV
Vin	Input voltage on any control pin (including SDO/TA0,CS, SCL,SDA)	-0.3 to VDDIO +0.3	V

Note:

Supply voltage on any pin should never exceed 4.8 V.

This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.

This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

4.6 Terminology

4.6.1 Sensitivity

Linear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the output value again. By doing so, ±1 g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors (see Table 6).

An angular rate gyroscope is a device that produces a positive-going digital output for counterclockwise rotation around the axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time (see Table 6).

4.6.2 Zero-g and zero-rate level

Linear acceleration zero-*g* level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface measures 0 *g* on both the X-axis and Y-axis, whereas the Z-axis measures 1 *g*. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as two's complement number). A deviation from the ideal value in this case is called zero-*g* offset.

Offset is to some extent a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-*g* level change vs. temperature" in Table 6. The zero-*g* level tolerance (TyOff) describes the standard deviation of the range of zero-*g* levels of a group of sensors.

Zero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time (see Table 6).



5 Digital interfaces

5.1 I²C/SPI interface

The registers embedded inside the ST1VAFE6AX may be accessed through both the I²C and SPI serial interfaces. The latter may be software configured to operate either in 3-wire or 4-wire interface mode. The device is compatible with SPI modes 0 and 3.

The serial interfaces are mapped to the same pins. To select/exploit the I²C interface, the CS line must be tied high (that is, connected to VDDIO).

Pin name	Pin description
	Enables SPI
CS	I ² C/SPI mode selection
00	(1: SPI idle mode / I ² C communication enabled;
	0: SPI communication mode / I ² C disabled)
SCL/SPC	I ² C serial clock (SCL)
30L/3FC	SPI serial port clock (SPC)
	I ² C serial data (SDA)
SDA/SDI/SDO	SPI serial data input (SDI)
	3-wire interface serial data output (SDO)
SDO/TA0	SPI serial data output (SDO)
SDO/TAU	I ² C less significant bit of the device address

Table 11. Serial interface pin description

5.1.1 I²C serial interface

The ST1VAFE6AX I²C is a bus target. The I²C is employed to write the data to the registers, whose content can also be read back.

The relevant I²C terminology is provided in the table below.

Table 12. I²C terminology

Term	Description
Transmitter	The device that sends data to the bus
Receiver	The device that receives data from the bus
Controller	The device that initiates a transfer, generates clock signals, and terminates a transfer
Target	The device addressed by the controller

There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to VDDIO through external pull-up resistors. When the bus is free, both the lines are high.

The I²C interface is implemented with fast mode (400 kHz) I²C standards as well as with fast mode plus (1000 kHz).

In order to disable the I²C block, I2C_I3C_disable = 1 must be written in IF_CFG (03h).

5.1.2 I²C operation

The transaction on the bus is started through a start (ST) signal. A start condition is defined as a high to low transition on the data line while the SCL line is held high. After this has been transmitted by the controller, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the target in the first 7 bits and the eighth bit tells whether the controller is receiving data from the target or transmitting data to the target. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the controller.

The target address (TAD) associated to the ST1VAFE6AX is 110101xb. The SDO/TA0 pin can be used to modify the less significant bit of the device address. If the SDO/TA0 pin is connected to the supply voltage, LSb is 1 (address 1101011b). If the SDO/TA0 pin is connected to ground, the LSb value is 0 (address 1101010b). This solution permits to connect and address two different inertial modules to the same I²C bus.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the high period of the acknowledge clock pulse. A receiver that has been addressed is obliged to generate an acknowledge after each byte of data received.

The I²C embedded inside the ST1VAFE6AX behaves like a target device and the following protocol must be adhered to. After the start condition (ST) a target address is sent, once a target acknowledge (TAK) has been returned, an 8-bit subaddress (SUB) is transmitted. The increment of the address is configured by the CTRL3 (12h) (IF_INC).

The target address is completed with a read/write bit. If the bit is 1 (read), a repeated start (SR) condition must be issued after the two subaddress bytes. If the bit is 0 (write) the controller transmits to the target with direction unchanged. Table 13 explains how the TAD+read/write bit pattern is composed, listing all the possible configurations.

Table 13. TAD+read/write patterns

Command	TAD[6:1]	TAD[0] = TA0	R/W	TAD+R/W
Read	110101	0	1	11010101 (D5h)
Write	110101	0	0	11010100 (D4h)
Read	110101	1	1	11010111 (D7h)
Write	110101	1	0	11010110 (D6h)

Table 14. Transfer when controller is writing one byte to target

Controller	ST	TAD + W		SUB		DATA		SP
Target			TAK		TAK		TAK	

Table 15. Transfer when controller is writing multiple bytes to target

Controller	ST	TAD + W		SUB		DATA		DATA		SP
Target			TAK		TAK		TAK		TAK	

Table 16. Transfer when controller is receiving (reading) one byte of data from target

Controller	ST	TAD + W		SUB		SR	TAD + R			NCAK	SP
Target			TAK		TAK			TAK	DATA		

Table 17. Transfer when controller is receiving (reading) multiple bytes of data from target

Controll er	ST	TAD+ W		SUB		SR	TAD+ R			САК		САК		NCAK	SP
Target			TAK		TAK			TAK	DATA		DATA		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a target receiver does not acknowledge the target address (that is, it is not able to receive because it is performing some real-time function) the data line must be left high by the target. The controller can then abort the transfer. A low to high transition on the SDA line while the SCL line is high is defined as a stop condition. Each data transfer must be terminated by the generation of a stop (SP) condition.

In the presented communication format, CAK is controller acknowledge and NCAK is no controller acknowledge.



5.1.3 SPI bus interface

The SPI on the ST1VAFE6AX is a bus target that allows writing and reading the registers of the device.



Figure 11. Read and write protocol (in mode 3)

CS enables the serial port and it is controlled by the SPI controller. It goes low at the start of the transmission and goes back high at the end. **SPC** is the serial port clock and it is controlled by the SPI controller. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are, respectively, the serial port data input and output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of **CS**.

bit 0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In the latter case, the chip drives **SDO** at the start of bit 8.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written into the device (MSb first).

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods are added. When the CTRL3 (12h) (IF_INC) bit is 0, the address used to read/write data remains the same for every block. When the CTRL3 (12h) (IF_INC) bit is 1, the address used to read/write data is increased at every block.

The function and the behavior of SDI and SDO remain unchanged.

5.1.3.1 SPI read





The SPI Read command is performed with 16 clock pulses. A multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.

bit 0: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first). **bit 16-...**: data DO(...-8). Further data in multiple byte reads.

Figure 13. Multiple byte SPI read protocol (2-byte example) (in mode 3)



5.1.3.2 SPI write





The SPI Write command is performed with 16 clock pulses. A multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.

bit 0: WRITE bit. The value is 0.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written inside the device (MSb first). **bit 16-...** : data DI(...-8). Further data in multiple byte writes.

Figure 15. Multiple byte SPI write protocol (2-byte example) (in mode 3)



5.1.3.3 SPI read in 3-wire mode

Enter 3-wire mode by setting the IF_CFG (03h) (SIM) bit equal to 1 (SPI serial interface mode selection).



The SPI read command is performed with 16 clock pulses: **bit 0**: READ bit. The value is 1. **bit 1-7**: address AD(6:0). This is the address field of the indexed register. **bit 8-15**: data DO(7:0) (read mode). This is the data that is read from the device (MSb first). A multiple read command is also available in 3-wire mode.

5.2 MIPI I3C[®] interface

5.2.1 MIPI I3C[®] target interface

The ST1VAFE6AX interface includes an MIPI I3C[®] SDR-only target interface (compliant with release 1.1 of the specification) with MIPI I3C[®] SDR embedded features:

- CCC command
- Direct CCC communication (SET and GET)
- Broadcast CCC communication
- Private communications
- Private read and write for single byte
- Multiple read and write
- In-band interrupt request
- Target reset pattern
- Group address
- Full range VDDIO support
- Asynchronous modes 0 and 1
- Error detection and recovery methods (S0-S6)

In order to disable the MIPI I3C[®] block, I2C_I3C_disable = 1 must be written in IF_CFG (03h).

5.2.2 MIPI I3C[®] CCC supported commands

The list of MIPI I3C[®] CCC commands supported by the device is detailed in the following table.

Command	Command code	Default	Description
ENTDAA	0x07		DAA procedure
SETDASA	0x87		Assign dynamic address using static address 0x6B/0x6A depending on SDO pin
ENEC	0x80 / 0x00		Target activity control (direct and broadcast)
DISEC	0x81/ 0x01		Target activity control (direct and broadcast)
ENTAS0	0x82 / 0x02		Enter activity state (direct and broadcast)
SETXTIME	0x98 / 0x28		Timing information exchange
GETXTIME	0x99	0x06 0x00 0x06 0x92	Timing information exchange
RSTDAA	0x06		Reset the assigned dynamic address (broadcast only)
SETMWL	0x89 / 0x08		Define maximum write length during private write (direct and broadcast)
SETMRL	0x8A / 0x09		Define maximum read length during private read (direct and broadcast)
SETNEWDA	0x88		Change dynamic address
GETMWL	0x8B	0x00 0x08 (2 byte)	Get maximum write length during private write
GETMRL	0x8C	0x00 0x10 0x0A (3 byte)	Get maximum read length during private read

Table 18. MIPI I3C[®] CCC commands



Command	Command code	Default	Description	
		0x02 0x08		
		0x00	SDO = 1	
		0x71		
		0x92		
GETPID	0x8D	0x0B		
0ETT ID	0,02	0x02		
		0x08		
		0x00	SDO = 0	
		0x71		
		0x12		
		0x0B		
GETBCR	0x8E	0x27	Bus characteristics register	
		(1 byte)	-	
GETDCR	0x8F	0x44 default	MIPI I3C [®] device characteristics register	
		0x00		
GETSTATUS	0x90	0x00	Status register	
		(2 byte)		
GETMXDS	0x94	0x08	Return max write and read speed	
GETWINDO	0,04	0x60		
		0x00		
GETCAPS	0x95	0x11	Provide information about device capabilities and supported extended features	
0210/110	UNCC	0x18		
		0x00		
SETGRPA	0x9B		Group address assignment command	
RSTGRPA	0x2C / 0x9C		Reset the group address	
RSTACT	0x9A / 0x2A		Configure target reset action	

5.2.3 Overview of antispike filter management

The device acts as a standard I²C target as long as it has an I²C static address. The device is capable of detecting and disabling the I²C antispike filter after detecting the broadcast address (7'h7E/W). In order to guarantee proper behavior of the device, the I3C controller must emit the first START, 7'h7E/W at open-drain speed using I²C fast mode plus reference timing.

After detecting the broadcast address, the device can receive the I3C dynamic address following the I3C pushpull timing. If the device is not assigned a dynamic address, then the device continues to operate as an I²C device with no antispike filter. For the case in which the host decides to keep the device as I²C with an antispike filter, there is a configuration required to keep the antispike filter active. This configuration is done by writing the ASF_CTRL bit to 1 in the IF_CFG (03h) register. This configuration forces the antispike filter to always be turned on instead of being managed by the communication on the bus.



6 Application hints

6.1 ST1VAFE6AX electrical connections

In this specific example, the vAFE is not used.



Figure 17. ST1VAFE6AX electrical connections

The device core is supplied through the VDD line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice). The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C/MIPI I3C[®] interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C/MIPI I3C[®] interface.



6.2 ST1VAFE6AX electrical connections with vAFE

In this specific example, the vAFE is used.



The device core is supplied through the VDD line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C/MIPI I3C[®] primary interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C/MIPI I3C[®] primary interface.



6.3 ST1VAFE6AX electrical connections for the vAFE

The vAFE can be enabled by setting the AH_BIO_EN bit and the AH_BIO1_EN / AH_BIO2_EN bit to 1 in the CTRL7 (16h) register.

The vAFE external electrode connections are illustrated in the following figure.

Figure 19. vAFE external connections to pin 6, 9 (vAFE input)



(1) ST ESDALCL5-1BM2 is referenced as an ST catalog product but similar features of other ESD diodes also can be used.

Note: Figure 19 provides an example of a test circuit. For a specific application, refer to the related application note.

6.4 ST1VAFE6AX internal pin status

Table 19. Internal pin status

Pin #	Name	Function	Pin status
	SDO	SPI 4-wire interface serial data output (SDO)	Default: input without pull-up
1	TAO	I ² C least significant bit of the device address (TA0)	Pull-up is enabled if bit SDO_PU_EN = 1 in register PIN_CTRL
	TA0	MIPI $I3C^{\$}$ least significant bit of the static address (TA0)	(02h).
2	RES	Connect to GND or VDDIO	Default: input without pull-up
3	RES	Connect to GND or VDDIO	Default: input without pull-up
4	INT1	Programmable interrupt in I ² C and SPI	Default: output forced to ground
5	VDDIO	Power supply for I/O pins	
0		Connect to VDD or GND if the analog hub and/or vAFE are disabled.	
6	AH1/BIO1	Connect to the analog input or BIO electrode 1 if the AH/vAFE is enabled. $\ensuremath{^{(1)}}$	
7	GND	0 V supply	
8	VDD	Power supply	
		Connect to VDD or GND if the analog hub and/or vAFE are disabled.	
9	AH2/BIO2	Connect to the analog input or BIO electrode 2 if the AH/vAFE is enabled. $\ensuremath{^{(1)}}$	
10	INT2	Programmable interrupt in I ² C and SPI	Default: output forced to ground
11	RES	Connect to VDDIO or leave unconnected	Default: input with pull-up
		I ² C / SPI mode selection	Default: input with pull-up
12	CS	(1: SPI idle mode / I ² C communication enabled;	Pull-up is disabled if bit I2C_I3C_disable = 1 in register IF_CFG
		0: SPI communication mode / I ² C disabled)	(03h).
13	SCL	I ² C / MIPI I3C [®] serial clock (SCL) / SPI serial port clock (SPC)	Default: input without pull-up
14	SDA	I ² C / MIPI I3C [®] serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	Default: input without pull-up Pull-up is enabled if bit SDA_PU_EN = 1 in register IF_CFG (03h)

1. The analog hub and vAFE are enabled by setting the AH_BIO_EN bit to 1 in CTRL7 (16h).

The internal pull-up value is from 30 k Ω to 50 k Ω , depending on VDDIO.



7 Embedded low-power features

The ST1VAFE6AX has been designed to be fully compliant with Android, featuring the following on-chip functions:

- 4.5 KB FIFO data buffering, data can be compressed two or three times
- 100% efficiency with flexible configurations and partitioning
- Possibility to store timestamp
- Event-detection interrupts (fully configurable)
 - Free-fall
 - Wakeup
 - 6D orientation
 - Click and double-click sensing
 - Activity/inactivity recognition
 - Stationary/motion detection
- Specific IP blocks (called "embedded functions") with negligible power consumption and high-performance
 - Pedometer functions: step detector and step counters
 - Tilt
 - Significant motion detection
 - Finite state machine (FSM)
 - Machine learning core (MLC) with exportable features and filters for AI applications
 - Adaptive self-configuration (ASC)
 - Embedded sensor fusion low-power (SFLP) algorithm
- Analog hub for processing external analog input data

7.1 Pedometer functions: step detector and step counters

The ST1VAFE6AX embeds an advanced pedometer with an algorithm running in an ultra-low-power domain in order to ensure extensive battery life in battery-constrained applications.

Leveraging on enhanced configurability, the advanced embedded pedometer is suitable for a large range of applications from mobile to wearable devices.

The algorithm processes and analyzes the accelerometer waveform in order to count the user's steps during walking and running activities.

The pedometer works at 30 Hz and it is not affected by the selected device power mode (ultra-low-power, low-power, high-performance), thus guaranteeing an ultra-low-power experience and extreme flexibility in conjunction with other device functionalities.

The accelerometer operating mode can be changed at runtime and is based on user requirements without impacting the performance of the pedometer.

The pedometer output can be batched in the device's FIFO buffer, in order to decrease overall system power consumption.

ST freely provides the support and the tools for easily configuring the device and tuning the algorithm configuration for a best-in-class user experience.



7.2 Pedometer algorithm

The pedometer algorithm is composed of a cascade of four stages:

- 1. Computation of the acceleration magnitude signal in order to detect the signal independently from device orientation
- 2. FIR filter to extract relevant frequency components and to smooth the signal by cutting off high frequencies
- 3. Peak detector to find the maximum and minimum of the waveform and compute the peak-to-peak value
- 4. Step count: if the peak-to-peak value is greater than the settled threshold, a step is counted



Figure 20. Four-stage pedometer algorithm

CONFIGURABILITY

The ST1VAFE6AX embeds a dynamic internal threshold for step detection that is updated after each peak-topeak evaluation: the internal threshold is increased with a configurable speed if a step is detected or decreased with a configurable speed if a step is not detected.

This approach ensures high accuracy when the user starts to walk and a false peak rejection when the user is walking or running.

An internal configurable debounce algorithm can be also set to filter false walks: indeed, an accelerometer pattern is recognized as a walk or run only if a minimum number of steps are counted.

The ST1VAFE6AX has been designed to reject a false-positive signal inside the algorithm core.

On top of the mechanisms detailed above, the ST1VAFE6AX allows enabling and configuring a dedicated falsepositive rejection block to further boost pedometer accuracy.

7.3 Tilt detection

The tilt function helps to detect activity change and has been implemented in hardware using only the accelerometer to achieve targets of both ultra-low power consumption and robustness during the short duration of dynamic accelerations.

The tilt function is based on a trigger of an event each time the device's tilt changes and can be used with different scenarios, for example:

- Triggers when phone is in a front pants pocket and the user goes from sitting to standing or standing to sitting
- Doesn't trigger when phone is in a front pants pocket and the user is walking, running or going upstairs

7.4 Significant motion detection

The significant motion detection (SMD) function generates an interrupt when a 'significant motion', that could be due to a change in user location, is detected. In the ST1VAFE6AX device this function has been implemented in hardware using only the accelerometer.

SMD functionality can be used in location-based applications in order to receive a notification indicating when the user is changing location.



7.5 Finite state machine

The ST1VAFE6AX can be configured to generate interrupt signals activated by user-defined motion patterns. To do this, up to eight embedded finite state machines can be programmed independently for motion detection such as glance gestures, absolute wrist tilt, shake, and double-shake detection.

Definition of finite state machine

A state machine is a mathematical abstraction used to design logic connections. It is a behavioral model composed of a finite number of states and transitions between states, similar to a flow chart in which one can inspect the way logic runs when certain conditions are met. The state machine begins with a start state, goes to different states through transitions dependent on the inputs, and can finally end in a specific state (called stop state). The current state is determined by the past states of the system. The following figure shows a generic state machine.



Figure 21. Generic state machine

Finite state machine in the ST1VAFE6AX

The ST1VAFE6AX works as a combo accelerometer-gyroscope sensor, generating acceleration and angular rate output data. These data, along with the analog hub / vAFE data, can be used as the input of up to eight programs in the embedded finite state machine (Figure 22. State machine in the ST1VAFE6AX).

All eight finite state machines are independent: each one has its dedicated memory area and it is independently executed. An interrupt is generated when the end state is reached or when some specific command is performed.

Figure 22. State machine in the ST1VAFE6AX




7.6 Machine learning core

The ST1VAFE6AX embeds a dedicated core for machine learning processing that provides system flexibility, allowing some algorithms run in the application processor to be moved to the MEMS sensor with the advantage of consistent reduction in power consumption.

Machine learning core logic allows identifying if a data pattern (for example, motion) matches a user-defined set of classes. Typical examples of applications could be activity detection like running, walking, driving, and so forth.

The ST1VAFE6AX machine learning core works on data patterns coming from the accelerometer and gyroscope sensors, but it is also possible to connect and process analog hub / vAFE data.

The input data can be filtered using a dedicated configurable computation block containing filters and features computed in a fixed time window defined by the user. Computed feature values and filtered data values can also be read through the FIFO buffer.

Machine learning processing is based on logical processing composed of a series of configurable nodes characterized by "if-then-else" conditions where the "feature" values are evaluated against defined thresholds.



Figure 23. Machine learning core in the ST1VAFE6AX

The ST1VAFE6AX can be configured to run up to four decision trees simultaneously and independently and every decision tree can generate up to 16 results. The total number of nodes can be up to 128.

The results of the machine learning processing are available in dedicated output registers readable from the application processor at any time.

The ST1VAFE6AX machine learning core can be configured to generate an interrupt when a change in the result occurs.

7.7 Adaptive self-configuration (ASC)

The ST1VAFE6AX supports the adaptive self-configuration (ASC) feature, which allows the FSM to automatically reconfigure the device in real time based on the detection of a specific motion pattern or based on the output of a specific decision tree configured in the MLC, without any intervention from the host processor. The FSM can write a subset of the device registers using the SETR command, which allows indicating the register address and the new value to be written in such a register. The access to these device registers is mutually exclusive to the host.



7.8 Sensor fusion low power

A sensor fusion low-power (SFLP) block is available in the ST1VAFE6AX for generating the following data based on the accelerometer and gyroscope data processing:

- · Game rotation vector, which provides a quaternion representing the attitude of the device
- Gravity vector, which provides a three-dimensional vector representing the direction of gravity
- Gyroscope bias, which provides a three-dimensional vector representing the gyroscope bias

The SFLP block is enabled by setting the SFLP_GAME_EN bit to 1 of the EMB_FUNC_EN_A (04h) embedded functions register.

The SFLP block can be reinitialized by setting the SFLP_GAME_INIT bit to 1 of the EMB_FUNC_INIT_A (66h) embedded functions register.

Parameter	Parameter				
	heading / yaw	0.5 deg. / 5 minutes			
Static accuracy	pitch	1.5 deg.			
	roll	1.5 deg.			
	heading / yaw	0.7 deg. / 5 minutes			
Low dynamic accuracy	pitch	0.5 deg.			
	roll	0.5 deg.			
	heading / yaw	5.9 deg. / 5 minutes			
High dynamic accuracy	pitch	1.6 deg.			
	roll	1.2 deg.			
Calibration time		0.8 seconds ⁽¹⁾			
Orientation stabilization time		0.7 seconds			

Table 20. Sensor fusion performance

1. Time required to reach steady state



8 Register mapping

The table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding addresses.

All these registers are accessible from the primary SPI/I²C/MIPI I3C[®] interface only.

		Reg	jister address		
Name	Туре	Hex	Binary	– Default	
FUNC_CFG_ACCESS	R/W	01	0000001	0000000	
PIN_CTRL	R/W	02	00000010	00100011	
IF_CFG	R/W	03	00000011	00000000	
RESERVED	-	04-06			
FIFO_CTRL1	R/W	07	00000111	00000000	
FIFO_CTRL2	R/W	08	00001000	00000000	
FIFO_CTRL3	R/W	09	00001001	00000000	
FIFO_CTRL4	R/W	0A	00001010	00000000	
COUNTER_BDR_REG1	R/W	0B	00001011	00000000	
COUNTER_BDR_REG2	R/W	0C	00001100	00000000	
INT1_CTRL	R/W	0D	00001101	00000000	
INT2_CTRL	R/W	0E	00001110	00000000	
WHO_AM_I	R	0F	00001111	01110001	
CTRL1	R/W	10	00010000	00000000	
CTRL2	R/W	11	00010001	00000000	
CTRL3	R/W	12	00010010	01000100	
CTRL4	R/W	13	00010011	00000000	
CTRL5	R/W	14	00010100	00000000	
CTRL6	R/W	15	00010101	00000000	
CTRL7	R/W	16	00010110	00000000	
CTRL8	R/W	17	0001 0111	00000000	
CTRL9	R/W	18	00011000	00000000	
CTRL10	R/W	19	00011001	00000000	
CTRL_STATUS	R	1A	00011010	output	
FIFO_STATUS1	R	1B	00011011	output	
FIFO_STATUS2	R	1C	00011100	output	
ALL_INT_SRC	R	1D	00011101	output	
STATUS_REG	R	1E	00011110	output	
RESERVED	-	1F	00011111		
OUT_TEMP_L	R	20	00100000	output	
OUT_TEMP_H	R	21	00100001	output	
OUTX_L_G	R	22	00100010	output	
OUTX_H_G	R	23	00100011	output	
OUTY_L_G	R	24	00100100	output	

Table 21. Registers address map



		Reg			
Name	Туре	Hex Binary		- Default	
OUTY_H_G	R	25	00100101	output	
OUTZ_L_G	R	26	00100110	output	
OUTZ_H_G	R	27	00100111	output	
OUTZ_L_A	R	28	00101000	output	
OUTZ_H_A	R	29	00101001	output	
OUTY_L_A	R	2A	00101010	output	
OUTY_H_A	R	2B	00101011	output	
OUTX_L_A	R	2C	00101100	output	
OUTX_H_A	R	2D	00101101	output	
RESERVED	-	2E-33			
UI_OUTZ_L_A_DualC	R	34	00110100	output	
UI_OUTZ_H_A_DualC	R	35	00110101	output	
UI_OUTY_L_A_DualC	R	36	00110110	output	
UI_OUTY_H_A_DualC	R	37	00110111	output	
JI_OUTX_L_A_DualC	R	38	00111000	output	
UI_OUTX_H_A_DualC	R	39	00111001	output	
AH_BIO_OUT_L	R	3A	00111010	output	
AH_BIO_OUT_H	R	3B	00111011	output	
RESERVED	-	3C-3F			
TIMESTAMP0	R	40	0100000	output	
TIMESTAMP1	R	41	01000001	output	
TIMESTAMP2	R	42	01000010	output	
TIMESTAMP3	R	43	01000011	output	
RESERVED	-	44	01000100		
WAKE_UP_SRC	R	45	01000101	output	
TAP_SRC	R	46	01000110	output	
D6D_SRC	R	47	01000111	output	
RESERVED	-	48	01001000		
EMB_FUNC_STATUS_ MAINPAGE	R	49	01001001	output	
SM_STATUS_MAINPAGE	R	4A	01001010	output	
MLC_STATUS_MAINPAGE	R	4B	01001011	output	
RESERVED	-	4C-4E			
NTERNAL_FREQ_FINE	R	4F	01001111	output	
FUNCTIONS_ENABLE	R/W	50	01010000	00000000	
RESERVED	-	51-53			
NACTIVITY_DUR	R/W	54	01010100	00000100	
NACTIVITY_THS	R/W	55	01010101	00000000	
TAP_CFG0	R/W	56	01010110	00000000	
TAP_CFG1	R/W	57	01010111	00000000	
TAP_CFG2	R/W	58	01011000	00000000	



	_	Reg	jister address	
Name	Туре	Hex	Binary	Default
TAP_THS_6D	R/W	59	01011001	0000000
TAP_DUR	R/W	5A	01011010	0000000
WAKE_UP_THS	R/W	5B	01011011	0000000
WAKE_UP_DUR	RW	5C	01011100	0000000
FREE_FALL	R/W	5D	01011101	0000000
MD1_CFG	R/W	5E	01011110	00000000
MD2_CFG	R/W	5F	01011111	0000000
RESERVED	-	60-62		
EMB_FUNC_CFG	R/W	63	01100011	0000000
RESERVED	-	64-72		
Z_OFS_USR	R/W	73	01110011	00000000
Y_OFS_USR	R/W	74	01110100	0000000
X_OFS_USR	R/W	75	01110101	0000000
RESERVED	-	76-77		
FIFO_DATA_OUT_TAG	R	78	01111000	output
FIFO_DATA_OUT_BYTE_0	R	79	01111001	output
FIFO_DATA_OUT_BYTE_1	R	7A	01111010	output
FIFO_DATA_OUT_BYTE_2	R	7B	01111011	output
FIFO_DATA_OUT_BYTE_3	R	7C	01111100	output
FIFO_DATA_OUT_BYTE_4	R	7D	01111101	output
FIFO_DATA_OUT_BYTE_5	R	7E	01111110	output

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.



9 Register description

The device contains a set of registers that are used to control its behavior and to retrieve linear acceleration, angular rate, temperature, and vAFE data. The register addresses, made up of 7 bits, are used to identify them and to write the data through the serial interface.

9.1 FUNC_CFG_ACCESS (01h)

Enable embedded functions register (R/W)

Table 22. FUNC_CFG_ACCESS register

EMB_FUNC_ REG_ACCESS 0 ⁽¹⁾	0(1)	0(1)	FSM_WR_ CTRL_EN	SW_POR	0(1)	0(1)
--	------	------	--------------------	--------	------	------

1. This bit must be set to 0 for the correct operation of the device.

Table 23. FUNC_CFG_ACCESS register description

EMB_FUNC_REG_ACCESS	Enables access to the embedded functions configuration registers. ⁽¹⁾ Default value: 0
FSM_WR_CTRL_EN	Enables the control of the CTRL registers to FSM (FSM can change some configurations of the device autonomously). Default value: 0 (0: disabled; 1: enabled)
SW_POR	Global reset of the device. Default value: 0

1. Details concerning the embedded functions configuration registers are available in Section 10: Embedded functions register mapping and Section 11: Embedded functions register description.

9.2 **PIN_CTRL (02h)**

SDO pin pull-up register (R/W). This register is not reset during the software reset procedure (see bit 0 of the CTRL3 (12h) register).

Table 24. PIN_CTRL register

0 ⁽¹⁾	SDO_ PU_EN	IBHR_ POR_EN	O ⁽¹⁾	O ⁽¹⁾	O ⁽¹⁾	1 ⁽²⁾	1 ⁽²⁾	
------------------	---------------	-----------------	-------------------------	-------------------------	------------------	------------------	------------------	--

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 25. PIN_CTRL register description

	Enables pull-up on SDO pin. Default value: 0
SDO_PU_EN	(0: SDO pin pull-up disconnected;
	1: SDO pin with pull-up)
	Selects the action the device performs after "reset whole chip" I3C pattern. Default value: 1
IBHR_POR_EN	(0: configuration reset (software reset + dynamic address reset);
	(1: global reset (POR reset))



9.3 IF_CFG (03h)

Interface configuration register (R/W). This register is not reset during the software reset procedure (see bit 0 of the CTRL3 (12h) register).

Table 26. IF_CFG register	Table	26.	IF	CFG	register
---------------------------	-------	-----	----	-----	----------

SDA_PU_EN	0 ⁽¹⁾	ASF_CTRL	H_LACTIVE	PP_OD	SIM	0 ⁽¹⁾	I2C_I3C_ disable
-----------	------------------	----------	-----------	-------	-----	------------------	---------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 27. IF_CFG register description

	Enables pull-up on SDA pin. Default value: 0
SDA_PU_EN	(0: SDA pin pull-up disconnected;
	1: SDA pin with pull-up)
	Enables antispike filters. Default value: 0
ASF_CTRL	(0: antispike filters are managed by the protocol and turned off after the broadcast address;
	1: antispike filters on SCL and SDA lines are always enabled)
	Interrupt activation level. Default value: 0
H_LACTIVE	(0: interrupt output pins active high;
	1: interrupt output pins active low)
	Push-pull/open-drain selection on INT1 and INT2 pins. Default value: 0
PP_OD	(0: push-pull mode;
	1: open-drain mode)
	SPI serial interface mode selection. Default value: 0
SIM	(0: 4-wire interface;
	1: 3-wire interface)
	Disables I ² C and MIPI I3C [®] interfaces. Default value: 0
I2C_I3C_disable	(0: SPI, I ² C, and MIPI I3C [®] interfaces enabled;
	1: I ² C and MIPI I3C [®] interfaces disabled)



9.4 **FIFO_CTRL1 (07h)**

FIFO control register 1 (R/W)

Table 28. FIFO_CTRL1 register

WTM_7	WTM_6	WTM_5	WTM_4	WTM_3	WTM_2	WTM_1	WTM_0
-------	-------	-------	-------	-------	-------	-------	-------

Table 29. FIFO_CTRL1 register description

	FIFO watermark threshold: 1 LSB = TAG (1 byte) + 1 sensor (6 bytes) written in FIFO.]
WTM_[7:0	^J Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level.	

9.5 FIFO_CTRL2 (08h)

FIFO control register 2 (R/W)

Table 30. FIFO_CTRL2 register

STOP_ON FIFO_COMPRWTMRT_EN 0(1)	ODR_CHG	UNCOMPR	UNCOMPR	XL_DualC_BATCH
	_EN 0 ⁽¹⁾	_RATE_1	_RATE_0	_FROM_FSM

1. This bit must be set to 0 for the correct operation of the device.

Table 31. FIFO_CTRL2 register description

Sensing chain FIFO stop values memorization at threshold level. Default value: 0
(0: FIFO depth is not limited;
1: FIFO depth is limited to threshold level, defined in FIFO_CTRL1 (07h))
Enables/disables compression algorithm runtime. Default value: 0
(0: FIFO compression algorithm disabled;
1: FIFO compression algorithm enabled)
Enables ODR CHANGE virtual sensor to be batched in FIFO. Default value: 0
(0: ODR CHANGE virtual sensor not batched in FIFO;
1: ODR CHANGE virtual sensor batched in FIFO)
This field configures the compression algorithm to write uncompressed data at each rate.
(0: uncompressed data writing is not forced (default);
1: uncompressed data every 8 batch data rate;
2: uncompressed data every 16 batch data rate;
3: uncompressed data every 32 batch data rate)
When dual-channel mode is enabled, this bit enables FSM-triggered batching in FIFO of accelerometer channel 2.
Default value: 0
(0: disabled; 1: enabled)

1. This bit is active when the FIFO_COMPR_EN bit of EMB_FUNC_EN_B (05h) is set to 1.



9.6 FIFO_CTRL3 (09h)

FIFO control register 3 (R/W)

Table 32. FIFO_CTRL3 register

BDR_GY_3	BDR_GY_2	BDR_GY_1	BDR_GY_0	BDR_XL_3	BDR_XL_2	BDR_XL_1	BDR_XL_0
----------	----------	----------	----------	----------	----------	----------	----------

Table 33. FIFO_CTRL3 register description

	Selects batch data rate (write frequency in FIFO) for gyroscope data.
	(0000: gyroscope not batched in FIFO (default);
	0001: 1.875 Hz;
	0010: 7.5 Hz;
	0011: 15 Hz;
	0100: 30 Hz;
	0101: 60 Hz;
BDR_GY_[3:0]	0110: 120 Hz;
	0111: 240 Hz;
	1000: 480 Hz;
	1001: 960 Hz;
	1010: 1.92 kHz;
	1011: 3.84 kHz;
	1100: 7.68 kHz
	1101-1111: reserved)
	Selects batch data rate (write frequency in FIFO) for accelerometer data.
	(0000: accelerometer not batched in FIFO (default);
	0001: 1.875 Hz;
	0010: 7.5 Hz;
	0011: 15 Hz;
	0100: 30 Hz;
	0101: 60 Hz;
BDR_XL_[3:0]	0110: 120 Hz;
	0111: 240 Hz;
	1000: 480 Hz;
	1001: 960 Hz;
	1010: 1.92 kHz;
	1011: 3.84 kHz;
	1100: 7.68 kHz
	1101-1111: reserved)



9.7 FIFO_CTRL4 (0Ah)

FIFO control register 4 (R/W)

Table 34. FIFO_CTRL4 register

DEC_TS_ DEC_TS_ ODR_T_ ODR_T_	0 ⁽¹⁾ FIFO_	FIFO_ FIFO_	
BATCH_1 BATCH_0 BATCH_1 BATCH_0	MODE_2	MODE_1 MODE_0	

1. This bit must be set to 0 for the correct operation of the device.

Table 35. FIFO_CTRL4 register description

	Selects decimation for timestamp batching in FIFO. Write rate is the maximum rate between the accelerometer and gyroscope BDR divided by decimation decoder.					
	(00: Timestamp not batched in FIFO (default);					
DEC_TS_BATCH_[1:0]	01: decimation 1: max(BDR_XL[Hz],BDR_GY[Hz]) [Hz];					
	10: decimation 8: max(BDR_XL[Hz],BDR_GY[Hz])/8 [Hz];					
	11: decimation 32: max(BDR_XL[Hz],BDR_GY[Hz])/32 [Hz])					
	Selects batch data rate (write frequency in FIFO) for temperature data					
	(00: temperature not batched in FIFO (default);					
ODR_T_BATCH_[1:0]	01: 1.875 Hz;					
	10: 15 Hz;					
	11: 60 Hz)					
	FIFO mode selection					
	(000: bypass mode: FIFO disabled (default);					
	001: FIFO mode: stops collecting data when FIFO is full;					
	010: continuousWTM-to-full mode: continuous mode with FIFO watermark size until trigger is deasserted, then data are stored in FIFO until the buffer is full;					
FIFO_MODE_[2:0]	011: continuous-to-FIFO mode: continuous mode until trigger is deasserted, then FIFO mode;					
	100: bypass-to-continuous mode: bypass mode until trigger is deasserted, then continuous mode;					
	101: reserved;					
	110: continuous mode: if the FIFO is full, the new sample overwrites the older one;					
	111: bypass-to-FIFO mode: bypass mode until trigger is deasserted, then FIFO mode.)					



9.8 COUNTER_BDR_REG1 (0Bh)

Counter batch data rate register 1 (R/W)

Table 36. COUNTER_BDR_REG1 register

0 ⁽¹⁾ TRIG_COUN TRIG_COUN TER_BDR_1 TRIG_COUN	0 ⁽¹⁾	0 ⁽¹⁾	AH_BIO_ BATCH_EN	CNT_ BDR_TH_9	CNT_ BDR_TH_8	
--	------------------	------------------	---------------------	------------------	------------------	--

1. This bit must be set to 0 for the correct operation of the device.

Table 37. COUNTER_BDR_REG1 register description

	Selects the trigger for the internal counter of batch events between the accelerometer and gyroscope.
TRIG_COUNTER_BDR_[1:0]	(00: accelerometer batch event;
	01: gyroscope batch event;
	10 – 11: reserved)
	Enables analog hub / vAFE batching in FIFO. Default value: 0
AH_BIO_BATCH_EN	(0: disabled;
	1: enabled)
CNT_BDR_TH_[9:8]	In conjunction with CNT_BDR_TH_[7:0] in COUNTER_BDR_REG2 (0Ch), sets the threshold for the internal counter of batch events. When this counter reaches the threshold, the counter is reset and the COUNTER_BDR_IA flag in FIFO_STATUS2 (1Ch) is set to 1.

9.9 COUNTER_BDR_REG2 (0Ch)

Counter batch data rate register 2 (R/W)

Table 38. COUNTER_BDR_REG2 register

| CNT_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| BDR TH 7 | BDR TH 6 | BDR TH 5 | BDR TH 4 | BDR TH 3 | BDR TH 2 | BDR TH 1 | BDR_TH_0 |
| | | | | | | | |

Table 39. COUNTER_BDR_REG2 register description

In conjunction with CNT_BDR_TH_[9:8] in COUNTER_BDR_REG1 (0Bh), sets the threshold for the
internal counter of batch events. When this counter reaches the threshold, the counter is reset and the COUNTER BDR IA flag in FIFO_STATUS2 (1Ch) is set to 1.



9.10 INT1_CTRL (0Dh)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1 when the MIPI $I3C^{\textcircled{R}}$ dynamic address is not assigned (I²C or SPI is used). Some bits can be also used to trigger an IBI (in-band interrupt) when the MIPI $I3C^{\textcircled{R}}$ interface is used. The output of the pin is the OR combination of the signals selected here and in MD1_CFG (5Eh).

Table 40. INT1_CTRL register

0(1)	INT1_ CNT_BDR	INT1_ FIFO_FULL	INT1_ FIFO_OVR	INT1_ FIFO_TH	0 ⁽¹⁾	INT1_ DRDY_G	INT1_ DRDY_XL
------	------------------	--------------------	-------------------	------------------	------------------	-----------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 41. INT1_CTRL register description

INT1_CNT_BDR	Enables COUNTER_BDR_IA interrupt on INT1 pin. Default value: 0
INT1_FIFO_FULL	Enables FIFO full flag interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI $I3C^{\textcircled{B}}$ interface is used. Default value: 0
INT1_FIFO_OVR	Enables FIFO overrun interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI $I3C^{\$}$ interface is used. Default value: 0
INT1_FIFO_TH	Enables FIFO threshold interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI $I3C^{\$}$ interface is used. Default value: 0
INT1_DRDY_G	Enables gyroscope data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI $I3C^{\$}$ interface is used. Default value: 0
INT1_DRDY_XL	Enables accelerometer data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI $I3C^{\$}$ interface is used. Default value: 0



9.11 INT2_CTRL (0Eh)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2 when the MIPI I3C[®] dynamic address is not assigned (I²C or SPI is used). Some bits can be also used to trigger an IBI when the MIPI I3C[®] interface is used. The output of the pin is the OR combination of the signals selected here and in MD2_CFG (5Fh).

Table 42. INT2_CTRL register

INT2_EMB_	INT2_	INT2_	INT2_	INT2_	0 ⁽¹⁾	INT2_	INT2_
FUNC_ENDOP	CNT_BDR	FIFO_FULL	FIFO_OVR	FIFO_TH		DRDY_G	DRDY_XL

1. This bit must be set to 0 for the correct operation of the device.

Table 43. INT2_CTRL register description

INT2_EMB_FUNC_ENDOP	Enables routing the embedded functions end of operations signal to the INT2 pin. Default value: 0
INT2_CNT_BDR	Enables COUNTER_BDR_IA interrupt on INT2. Default value: 0
INT2_FIFO_FULL	Enables FIFO full flag interrupt on INT2 pin.Default value: 0
INT2_FIFO_OVR	Enables FIFO overrun interrupt on INT2 pin. Default value: 0
INT2_FIFO_TH	Enables FIFO threshold interrupt on INT2 pin. Default value: 0
INT2_DRDY_G	Gyroscope data-ready interrupt on INT2 pin. Default value: 0
INT2_DRDY_XL	Accelerometer data-ready interrupt on INT2 pin. Default value: 0

9.12 WHO_AM_I (0Fh)

WHO_AM_I register (R). This is a read-only register. Its value is fixed at 71h.

Table 44. WhoAml register

0	1	1	1	0	0	0	1



9.13 CTRL1 (10h)

Accelerometer control register 1 (R/W)

Table 45. CTRL1 register

0 ⁽¹⁾	OP_MODE_ XL_2	OP_MODE_ XL_1	OP_MODE_ XL_0	ODR_XL_3	ODR_XL_2	ODR_XL_1	ODR_XL_0
------------------	------------------	------------------	------------------	----------	----------	----------	----------

1. This bit must be set to 0 for the correct operation of the device.

Table 46. CTRL1 register description

	Accelerometer operating mode selection.
	(000: high-performance mode (default);
	001: reserved;
	010: high-performance mode;
OP_MODE_XL_[2:0]	011: reserved;
	100: low-power mode 1 (2 mean);
	101: low-power mode 2 (4 mean);
	110: low-power mode 3 (8 mean);
	111: reserved)
ODR_XL_[3:0]	Accelerometer ODR selection (see Table 47)

Table 47. Accelerometer ODR selection

ODR_XL_3	ODR_XL_2	ODR_XL_1	ODR_XL_0	ODR selection [Hz]
0	0	0	0	Power-down (default)
0	0	0	1	1.875 Hz (low-power mode)
0	0	1	0	7.5 Hz (high-performance mode)
0	0	1	1	15 Hz (low-power, high-performance mode)
0	1	0	0	30 Hz (low-power, high-performance mode)
0	1	0	1	60 Hz (low-power, high-performance mode)
0	1	1	0	120 Hz (low-power, high-performance mode)
0	1	1	1	240 Hz (low-power, high-performance mode)
1	0	0	0	480 Hz (high-performance mode)
1	0	0	1	960 Hz (high-performance mode)
1	0	1	0	1.92 kHz (high-performance mode)
1	0	1	1	3.84 kHz (high-performance mode)
1	1	0	0	7.68 kHz (high-performance mode)
	Oth	ners		Reserved



9.14 CTRL2 (11h)

Gyroscope control register 2 (R/W)

Table 48.	CTRL2	register
-----------	-------	----------

0 ⁽¹⁾ OP_MODE_ OP_MODE_ G_2 G_1	OP_MODE_ G_0	ODR_G_3	ODR_G_2	ODR_G_1	ODR_G_0
---	-----------------	---------	---------	---------	---------

1. This bit must be set to 0 for the correct operation of the device.

Table 49. CTRL2 register description

OP_MODE_G_[2:0]	Gyroscope operating mode selection. (000: high-performance mode (default); 001: reserved; 010: reserved; 011: reserved; 100: sleep mode; 101: low-power mode; 110-111: reserved)
ODR_G_[3:0]	Gyroscope output data rate selection. (See Table 50)

Table 50. Gyroscope ODR selection

ODR_G_3	ODR_G_2	ODR_G_1	ODR_G_0	ODR [Hz]
0	0	0	0	Power-down (default)
0	0	1	0	7.5 Hz (low-power, high-performance mode)
0	0	1	1	15 Hz (low-power, high-performance mode)
0	1	0	0	30 Hz (low-power, high-performance mode)
0	1	0	1	60 Hz (low-power, high-performance mode)
0	1	1	0	120 Hz (low-power, high-performance mode)
0	1	1	1	240 Hz (low-power, high-performance mode)
1	0	0	0	480 Hz (high-performance mode)
1	0	0	1	960 Hz (high-performance mode)
1	0	1	0	1.92 kHz (high-performance mode)
1	0	1	1	3.84 kHz (high-performance mode)
1	1	0	0	7.68 kHz (high-performance mode)
	Oth	ners		Reserved



9.15 CTRL3 (12h)

Control register 3 (R/W)

Table 51. CTRL3 register

BOOT	BDU	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	IF_INC	0 ⁽¹⁾	SW_RESET

1. This bit must be set to 0 for the correct operation of the device.

Table 52. CTRL3 register description

BOOT	Reboots memory content. This bit is automatically cleared. Default value: 0 (0: normal mode; 1: reboot memory content)
BDU	Block data update. Default value: 1 (0: continuous update; 1: output registers are not updated until LSB and MSB have been read)
IF_INC	Register address automatically incremented during a multiple byte access with a serial interface (I ² C, MIPI I3C, or SPI). Default value: 1 (0: disabled; 1: enabled)
SW_RESET	Software reset, resets all control registers to their default value. This bit is automatically cleared. Default value: 0 (0: normal mode; 1: reset device)



9.16 CTRL4 (13h)

Control register 4 (R/W)

Table 53. CTRL4 register

O (1) O (1) O (1)	INT2_on _INT1	DRDY_ MASK	INT2_ DRDY_TEMP	DRDY_ PULSED	0(1)
--	------------------	---------------	--------------------	-----------------	------

1. This bit must be set to 0 for the correct operation of the device.

Table 54. CTRL4 register description

INT2_on_INT1	 Enables routing the embedded functions interrupt signals to the INT1 pin. Default value: 0 The corresponding bits in the INT2 control registers need to be enabled. These interrupts are in OR with those enabled on the INT1 pin. They are not fed to the INT2 pin. The movable interrupts are: INT2_EMB_FUNC_ENDOP enabled through INT2_CTRL (0Eh) INT2_TIMESTAMP enabled through MD2_CFG (5Fh)
	 INT2_DRDY_TEMP enabled through CTRL4 (13h) INT2_DRDY_AH_BIO enabled through CTRL7 (16h)
	Enables / masks data-ready signal. Default value: 0
DRDY MASK	(0: disabled;
	1: masks DRDY on pin (both accelerometer and gyroscope) until filter settling ends (accelerometer and gyroscope independently masked))
INT2_DRDY_TEMP	Enables temperature sensor data-ready interrupt on the INT2 pin. It can be also used to trigger an IBI when the MIPI I3C [®] interface is used and INT2_ON_INT1 = 1 in CTRL4_C (13h). Default value: 0
	(0: disabled; 1: enabled)
	Enables pulsed data-ready mode. Default value: 0
DRDY_PULSED	(0: data-ready latched mode (returns to 0 only after the higher part of the associated output register has been read);
	1: data-ready pulsed mode (the data-ready pulses are 75 µs long))



9.17 CTRL5 (14h)

Control register 5 (R/W)

Table 55. CTRL5 register

O (1) O (1) O (1)	0 ⁽¹⁾	0(1)	BUS_ACT_ SEL_1	BUS_ACT_ SEL_0	INT_EN_I3C
--	------------------	------	-------------------	-------------------	------------

1. This bit must be set to 0 for the correct operation of the device.

Table 56. CTRL5 register description

	Bus available time selection for IBI (in-band interrupt):
	00: 2 µs;
BUS_ACT_SEL_[1:0]	01: 50 µs (default);
	10: 1 ms;
	11: 25 ms)
	Enables INT pin when I3C is enabled. Default value: 0
INT_EN_I3C	(0: disabled; 1: enabled)

9.18 CTRL6 (15h)

Control register 6 (R/W)

Table 57. CTRL6 register

0(1)	LPF1_G_ BW_2	LPF1_G_ BW_1	LPF1_G_ BW_0	FS_G_3	FS_G_2	FS_G_1	FS_G_0
------	-----------------	-----------------	-----------------	--------	--------	--------	--------

1. This bit must be set to 0 for the correct operation of the device.

Table 58. CTRL6 register description

LPF1_G_BW_[2:0]	Gyroscope low-pass filter (LPF1) bandwidth selection Table 59 shows the selectable bandwidth values.
FS_G_[3:0]	Gyroscope UI chain full-scale selection: (0000: ±125 dps (default); 0001: ±250 dps; 0010: ±500 dps; 0011: ±1000 dps; 0100: ±2000 dps; 1100: ±4000 dps Others: reserved)



Table 59. Gyroscope LPF1 + LPF2 bandwidth selection

LPF1_G_ BW_[2:0]	60 Hz	120 Hz	240 Hz	480 Hz	960 Hz	1.92 kHz	3.84 kHz	7.68 kHz
000	24.6	49	96	174	240	272	279	280
001	24.6	49	96	157	194	209	212	212
010	24.6	49	96	131	148	155	156	156
011	24.6	49	96	186	310	392	410	415
100	24.8	49	78	94	99	101	102	102
101	24.7	43	53	57	58	58	58	58
110	18.0	24.2	27.3	28.4	28.7	28.8	28.9	28.9
111	12.1	13.7	14.2	14.3	14.4	14.4	14.4	14.4

9.19 CTRL7 (16h)

Control register 7 (R/W)

Table 60. CTRL7 register

AH_BIO_EN	INT2_DRDY_ AH_BIO	AH_BIO_ C_ZIN_1	AH_BIO_ C_ZIN_0	AH_BIO1 _EN	AH_BIO2 _EN	0 ⁽¹⁾	LPF1_G_EN
-----------	----------------------	--------------------	--------------------	----------------	----------------	------------------	-----------

1. This bit must be set to 0 for the correct operation of the device.

Table 61. CTRL7 register description

AH_BIO_EN	Enables the analog hub and vAFE chain. When this bit is set to 1, the analog hub / vAFE buffers are connected to the AH1/BIO1 and AH2/BIO2 pins. Before setting this bit to 1, the accelerometer and gyroscope sensors have to be configured in power-down mode. Default value: 0 (0: disabled; 1: enabled)
INT2_DRDY_AH_BIO	Analog hub and vAFE data-ready interrupt on the INT2 pin. Default value: 0 (0: disabled; 1: enabled)
AH_BIO_C_ZIN_[1:0]	Configures the equivalent input impedance of the analog hub and vAFE buffers. (00: 2.4 GΩ (default); 01: 730 MΩ; 10: 300 MΩ; 11: 235 MΩ)
AH_BIO1_EN	Enables the AH1/BIO1 pin. Default value: 0 (0: disabled; 1: enabled)
AH_BIO2_EN	Enables the AH2/BIO2 pin. Default value: 0 (0: disabled; 1: enabled)
LPF1_G_EN	Enables the gyroscope digital LPF1 filter



9.20 CTRL8 (17h)

Control register 8 (R/W)

Table 62. CTRL8 register

HP_LPF2 XL_BW_2	HP_LPF2_ XL_BW_1	HP_LPF2_ XL_BW_0	AH_BIO _HPF	XL_DualC_EN	0 ⁽¹⁾	FS_XL_1	FS_XL_0
--------------------	---------------------	---------------------	----------------	-------------	------------------	---------	---------

1. This bit must be set to 0 for the correct operation of the device.

Table 63. CTRL8 register description

HP_LPF2_XL_BW_[2:0]	Accelerometer LPF2 and HP filter configuration and cutoff setting. Refer to Table 64.
AH_BIO_HPF	Enables the analog hub / vAFE high-pass filter (refer to Table 2 in Section 3.2: Biosensor functionality). Default value: 0
	(0: disabled; 1: enabled)
XL_DualC_EN	Enables dual-channel mode. When this bit is set to 1, data with the maximum full scale are sent to the output registers at addresses 34h to 39h. The UI processing chain is used. Default value: 0
	(0: disabled; 1: enabled)
	Accelerometer full-scale selection:
	(00: ±2 <i>g</i> ;
FS_XL_[1:0]	01: ±4 g;
	10: ±8 g;
	11: ±16 g)

Table 64. Accelerometer bandwidth configurations

Filter type	HP_SLOPE_ XL_EN	LPF2_XL_EN	HP_LPF2_XL_BW_[2:0]	Bandwidth
		0	-	ODR/2 ⁽¹⁾
			000	ODR/4
			001	ODR/10
			010	ODR/20
Low pass	0	4	011	ODR/45
		1	100	ODR/100
			101	ODR/200
			110	ODR/400
			111	ODR/800
			000	SLOPE (ODR/4)
			001	ODR/10
			010	ODR/20
Llich poop	1		011	ODR/45
High pass	1	-	100	ODR/100
			101	ODR/200
			110	ODR/400
			111	ODR/800

1. This value is ODR/2 when the accelerometer is in high-performance mode. It is equal to 3100 Hz when the accelerometer is in low-power mode 1 (2 mean), 912 Hz in low-power mode 2 (4 mean) and 431 Hz in low-power mode 3 (8 mean).



9.21 CTRL9 (18h)

Control register 9 (R/W)

Table 65. CTRL9 register

AH_BIO _LPF	HP_REF_ MODE_XL	XL_FASTSET TL_MODE	HP_SLOPE_ XL_EN	LPF2_XL_EN	0(1)	USR_OFF_W	USR_OFF_ ON_OUT
----------------	--------------------	-----------------------	--------------------	------------	------	-----------	--------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 66. CTRL9 register description

Enables the analog hub / vAFE notch filter (refer to Table 2 in Section 3.2: Biosensor functionality). The ODR is switched to 120 Hz. Default value: 0
(0: disabled; 1: enabled)
Enables accelerometer high-pass filter reference mode (valid for high-pass path - HP_SLOPE_XL_EN bit must be 1). Default value: 0
(0: disabled, 1: enabled) ⁽¹⁾
Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the first sample after writing this bit. Active only during device exit from power-down mode. Default value: 0
(0: disabled, 1: enabled)
Accelerometer slope filter / high-pass filter selection. Refer to Figure 24. Default value: 0
(0: low-pass filter path selected;
1: high-pass filter path selected)
Accelerometer high-resolution selection. Refer to Figure 24. Default value: 0
(0: output from first stage digital filtering selected;
1: output from LPF2 second filtering stage selected)
Weight of XL user offset bits of registers Z_OFS_USR (73h), Y_OFS_USR (74h), X_OFS_USR (75h). Default value: 0
(0: 2 ⁻¹⁰ g/LSB;
1: 2 ⁻⁶ g/LSB)
Enables the accelerometer user offset correction block; it is valid for the low-pass path. Refer to Figure 24. Default value: 0
(0: accelerometer user offset correction block bypassed;
1: accelerometer user offset correction block enabled)

1. When enabled, the first output data has to be discarded.



Figure 24. Accelerometer block diagram

1. The cutoff value of the LPF1 output is ODR/2 when the accelerometer is in high-performance mode. This value is equal to 3100 Hz when the accelerometer is in low-power mode 1 (2 mean), 912 Hz in low-power mode 2 (4 mean) or 431 Hz in low-power mode 3 (8 mean).



9.22 CTRL10 (19h)

Control register 10 (R/W)

Table 67. CTRL10 register

0(1)	EMB_FUNC_ DEBUG	AH_BIO _SW	XL_ST _OFFSET	ST_G_1	ST_G_0	ST_XL_1	ST_XL_0	
------	--------------------	---------------	------------------	--------	--------	---------	---------	--

1. This bit must be set to 0 for the correct operation of the device.

Table 68. CTRL10 register description

EMB_FUNC_DEBUG	Enables debug mode for the embedded functions. (0: disabled; 1: enabled)
AH_BIO_SW	Swaps the input electrodes of the vAFE. Default value: 0 (0: swap disabled; 1: swap enabled)
XL_ST_OFFSET	To be used during the accelerometer self-test procedure. When this bit is set to 1, only the offset is measured; when set to 0, the offset plus the self-test signal is measured. The final self-test output is obtained by the difference between the outputs with XL_ST_OFFSET 1 and 0.
ST_G_[1:0]	Gyroscope self-test selection (00: normal mode (default); 01: positive sign self-test; 10: negative sign self-test; 11: reserved)
ST_XL_[1:0]	Accelerometer self-test selection (00: normal mode (default); 01: positive sign self-test; 10: negative sign self-test; 11: reserved)

9.23 CTRL_STATUS (1Ah)

(R)

Table 69. CTRL_STATUS register

0	0	0	0	0	FSM_WR_	_	0
Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	CTRL_STATUS		Ũ

Table 70. CTRL_STATUS register description

FSM_WR_CTRL_STATUS	This flag indicates the current controller of the device configuration registers. This flag must be used as an acknowledge flag when the value of the FSM_WR_CTRL_EN bit in the FUNC_CFG_ACCESS (01h) register is changed. Default value: 0
	(0: all registers and configurations are writable from the standard interface;
	1: some registers and configurations are under FSM control and are in read-only mode from the standard interface).



9.24 FIFO_STATUS1 (1Bh)

FIFO status register 1 (R)

Table 71. FIFO_STATUS1 register

| DIFF_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FIFO_7 | FIFO_6 | FIFO_5 | FIFO_4 | FIFO_3 | FIFO_2 | FIFO_1 | FIFO_0 |

Table 72. FIFO_STATUS1 register description

DIFF FIFO [7:0]	Number of unread sensor data (TAG + 6 bytes) stored in FIFO	
	In conjunction with DIFF_FIFO_8 in FIFO_STATUS2 (1Ch).	

9.25 FIFO_STATUS2 (1Ch)

FIFO status register 2 (R)

Table 73. FIFO_STATUS2 register

FIFO_ WTM_IA	FIFO_ OVR_IA	FIFO_ FULL_IA	COUNTER_ BDR_IA	FIFO_OVR_ LATCHED	0	0	DIFF_ FIFO_8
-----------------	-----------------	------------------	--------------------	----------------------	---	---	-----------------

Table 74. FIFO_STATUS2 register description

	FIFO watermark status. Default value: 0
FIFO WTM IA	(0: FIFO filling is lower than WTM;
	1: FIFO filling is equal to or greater than WTM)
	Watermark is set through bits WTM[7:0] in FIFO_CTRL1 (07h).
	FIFO overrun status. Default value: 0
FIFO_OVR_IA	(0: FIFO is not completely filled; 1: FIFO is completely filled)
	Smart FIFO full status. Default value: 0
FIFO_FULL_IA	(0: FIFO is not full; 1: FIFO will be full at the next ODR)
COUNTER_BDR_IA	Counter BDR reaches the CNT_BDR_TH_[10:0] threshold set in COUNTER_BDR_REG1 (0Bh) and COUNTER_BDR_REG2 (0Ch). Default value: 0
	This bit is reset when these registers are read.
	Latched FIFO overrun status. Default value: 0
FIFO_OVR_LATCHED	This bit is reset when this register is read.
	Number of unread sensor data (TAG + 6 bytes) stored in FIFO. Default value: 00
DIFF_FIFO_8	In conjunction with DIFF_FIFO[7:0] in FIFO_STATUS1 (1Bh)



9.26 ALL_INT_SRC (1Dh)

Source register for all interrupts (R)

Table 75. ALL_INT_SRC register

EMB_ 0	SLEEP_ CHANGE_IA	D6D_IA	0	TAP_IA	WU_IA	FF_IA
--------	---------------------	--------	---	--------	-------	-------

Table 76. ALL_INT_SRC register description

EMB_FUNC_IA	Embedded functions interrupt status. Default value: 0 (0: embedded functions event not detected; 1: embedded functions event detected)
SLEEP_CHANGE_IA	Detects change event in activity/inactivity status. Default value: 0 (0: change status not detected; 1: change status detected)
D6D_IA	Interrupt active for change in position of portrait, landscape, face-up, face-down. Default value: 0 (0: change in position not detected; 1: change in position detected)
TAP_IA	Single or double-tap event detection status depending on SINGLE_DOUBLE_TAP_bit value (see WAKE_UP_THS (5Bh) register). Default value: 0 (0: tap event not detected; 1: tap event detected)
WU_IA	Wake-up event status. Default value: 0 (0: event not detected, 1: event detected)
FF_IA	Free-fall event status. Default value: 0 (0: event not detected, 1: event detected)



9.27 STATUS_REG (1Eh)

The STATUS_REG register is read by the primary interface SPI/I²C & MIPI I3C[®] (R).

Table 77. STATUS_REG register	
-------------------------------	--

TIMESTAMP_ 0 0	0	AH_BIODA	TDA	GDA	XLDA	
----------------	---	----------	-----	-----	------	--

TIMESTAMP_ENDCOUNT	Alerts timestamp overflow within 5.6 ms
	Analog hub or vAFE new data available. Default value: 0
AH_BIODA	(0: no set of data available at the analog hub or vAFE output;
	1: a new set of data is available at the analog hub or vAFE output)
	Temperature new data available. Default: 0
TDA	(0: no set of data is available at temperature sensor output;
	1: a new set of data is available at temperature sensor output)
	Gyroscope new data available. Default value: 0
GDA	(0: no set of data available at gyroscope output;
	1: a new set of data is available at gyroscope output)
	Accelerometer new data available. Default value: 0
XLDA	(0: no set of data available at accelerometer output;
	1: a new set of data is available at accelerometer output)

Table 78. STATUS_REG register description



9.28 OUT_TEMP_L (20h), OUT_TEMP_H (21h)

Temperature data output register (R). L and H registers together express a 16-bit word in two's complement.

Table 79. OUT_TEMP_L register								
Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0	

Table 80. OUT_TEMP_H register

	1			1			1
Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8

Table 81. OUT_TEMP register description

Temp[15:0]	Temperature sensor output data		
	lemp[15.0]	The value is expressed in two's complement.	

9.29 OUTX_L_G (22h) and OUTX_H_G (23h)

Angular rate sensor pitch axis (X) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale (CTRL6 (15h)) and ODR settings (CTRL2 (11h)) of the gyroscope user interface.

Table 82. OUTX_L_G register

_								
	D7	D6	D5	D4	D3	D2	D1	D0

Table 83. OUTX_H_G register

D15	D14	D13	D12	D11	D10	D9	D8

Table 84. OUTX_G register description

D[15:0]	Gyroscope UI chain pitch axis (X) angular rate output value
---------	---



9.30 OUTY_L_G (24h) and OUTY_H_G (25h)

Angular rate sensor roll axis (Y) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale (CTRL6 (15h)) and ODR settings (CTRL2 (11h)) of the gyroscope user interface.

Table	85.	OUTY	LG	register

D7	D6	D5	D4	D3	D2	D1	D0

		т	able 86. OUT	Y_H_G registe	er		
D15	D14	D13	D12	D11	D10	D9	D8

Table 87. OUTY_G register description

|--|

9.31 OUTZ_L_G (26h) and OUTZ_H_G (27h)

Angular rate sensor yaw axis (Z) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale (CTRL6 (15h)) and ODR settings (CTRL2 (11h)) of the gyroscope user interface.

Table 88. OUTZ_L_G register

_								
	D7	D6	D5	D4	D3	D2	D1	D0

Table 89. OUTZ_H_G register

D15	D14	D13	D12	D11	D10	D9	D8

Table 90. OUTZ_H_G register description

D[15:0] Gyroscope UI chain yaw axis (Z) angular rate output value



9.32 OUTZ_L_A (28h) and OUTZ_H_A (29h)

Linear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale (CTRL8 (17h)) and ODR settings (CTRL1 (10h)) of the accelerometer user interface.

Table 91.	OUTZ_L_A	A register
-----------	----------	------------

D7	D6	D5	D4	D3	D2	D1	D0

Table 92. C	DUTZ_H_A	register	

D15 D14 D13 D12 D11 D10 D9 D8

Table 93. OUTZ_A register description

D[15:0] Accelerometer UI chain Z-axis linear acceleration output value

9.33 OUTY_L_A (2Ah) and OUTY_H_A (2Bh)

Linear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale (CTRL8 (17h)) and ODR settings (CTRL1 (10h)) of the accelerometer user interface.

Table 94. OUTY_L_A register

D7	D6	D5	D4	D3	D2	D1	D0

Table 95. OUTY_H_A register

D15	D14	D13	D12	D11	D10	D9	D8

Table 96. OUTY_A register description

D[15:0] Accelerometer UI chain Y-axis linear acceleration output value

9.34 OUTX_L_A (2Ch) and OUTX_H_A (2Dh)

Linear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale (CTRL8 (17h)) and ODR settings (CTRL1 (10h)) of the accelerometer user interface.

Table 97. OUTX_L_A register

D7	D6	D5	D4	D3	D2	D1	D0

Table 98. OUTX_H_A register

D15 D14 D13 D12 D11	

Table 99. OUTX_A register description

D[15:0]	Accelerometer UI chain X-axis linear acceleration output value
---------	--



9.35 UI_OUTZ_L_A_DualC (34h) and UI_OUTZ_H_A_DualC (35h)

Linear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR settings of the accelerometer dual-channel mode configuration.

Table 100.	UI_OU	TZ_L_A	_DualC	register
------------	-------	--------	--------	----------

D7	D6	D5	D4	D3	D2	D1	D0

		Table 1	01. UI_OUTZ	_H_A_DualC r	register		
D15	D14	D13	D12	D11	D10	D9	D8

Table 102. UI_OUTZ_A_DualC register description

D[15:0] Accelerometer Z-axis DualC output expressed in two's complement

9.36 UI_OUTY_L_A_DualC (36h) and UI_OUTY_H_A_DualC (37h)

Linear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR settings of the accelerometer dual-channel mode configuration.

Table 103. UI_OUTY_L_A_DualC register

					-		
D7	D6	D5	D4	D3	D2	D1	D0

Table 104. UI_OUTY_H_A_DualC register

D15	D14	D13	D12	D11	D10	D9	D8

Table 105. UI_OUTY_A_DualC register description

D[15:0]	Accelerometer Y-axis DualC output expressed in two's complement
[D[10.0]	Addelerometer i axis Baalo oatpat expressed in two s complement

9.37 UI_OUTX_L_A_DualC (38h) and UI_OUTX_H_A_DualC (39h)

Linear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR settings of the accelerometer dual-channel mode configuration.

Table 106. UI_OUTX_L_A_DualC register

	D7	D6	D5	D4	D3	D2	D1	D0
--	----	----	----	----	----	----	----	----

Table 107. UI_OUTX_H_A_DualC register

D15 D14 D13 I	D12 D11	D10	D9	D8

Table 108. UI_OUTX_A_DualC register description

|--|



9.38 AH_BIO_OUT_L (3Ah) and AH_BIO_OUT_H (3Bh)

Analog hub and vAFE data output register (R). L and H registers together express a 16-bit word in two's complement.

Table 109. AF	I_BIO	_OUT_I	L register
---------------	-------	--------	------------

	AH_BIO_7	AH_BIO_6	AH_BIO_5	AH_BIO_4	AH_BIO_3	AH_BIO_2	AH_BIO_1	AH_BIO_0
--	----------	----------	----------	----------	----------	----------	----------	----------

Table 110. AH_BIO_OUT_H register

	AH_BIO_15	AH_BIO_14	AH_BIO_13	AH_BIO_12	AH_BIO_11	AH_BIO_10	AH_BIO_9	AH_BIO_8	
--	-----------	-----------	-----------	-----------	-----------	-----------	----------	----------	--

Table 111. AH_BIO_OUT register description

AH_BIO_[15:0] registers contain the analog hub or vAFE sensor ouput data. Data are expressed in two's complement.), these	
--	----------	--

9.39 TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h)

Timestamp first data output register (R). The value is expressed as a 32-bit word and the bit resolution is $21.75 \ \mu s$ (typical).

D31	D30	D29	D28	D27	D26	D25	D24
D23	D22	D21	D20	D19	D18	D17	D16
D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 113. TIMESTAMP output register description



9.40 WAKE_UP_SRC (45h)

Wake-up interrupt source register (R)

Table 114. WAKE_UP_SRC register

0	SLEEP_ CHANGE_IA	FF_IA	SLEEP_ STATE	WU_IA	Z_WU	Y_WU	X_WU
---	---------------------	-------	-----------------	-------	------	------	------

	Table 115. WAKE_UP_SRC register description
	Detects change event in activity/inactivity status. Default value: 0
SLEEP_CHANGE_IA	(0: change status not detected; 1: change status detected)
	Free-fall event detection status. Default: 0
FF_IA	(0: free-fall event not detected; 1: free-fall event detected)
	Sleep status bit. Default value: 0
SLEEP_STATE	(0: Activity status; 1: Inactivity status)
	Wake-up event detection status. Default value: 0
WU_IA	(0: wake-up event not detected; 1: wake-up event detected.)
7 \\\\\	Wake-up event detection status on Z-axis. Default value: 0
Z_WU	(0: wake-up event on Z-axis not detected; 1: wake-up event on Z-axis detected)
	Wake-up event detection status on Y-axis. Default value: 0
Y_WU	(0: wake-up event on Y-axis not detected; 1: wake-up event on Y-axis detected)
× 10/11	Wake-up event detection status on X-axis. Default value: 0
X_WU	(0: wake-up event on X-axis not detected; 1: wake-up event on X-axis detected)

Table 115. WAKE_UP_SRC register description



9.41 TAP_SRC (46h)

Tap source register (R)

Table 116. TAP_SRC register

TAP_IA	SINGLE_ TAP	DOUBLE_ TAP	0	TAP_SIGN	Z_TAP	Y_TAP	X_TAP	
--------	----------------	----------------	---	----------	-------	-------	-------	--

Table 117. TAP_SRC register description Tap event detection status. Default: 0

TAP IA	Tap event detection status. Default: 0
	(0: tap event not detected; 1: tap event detected)
	Single-tap event status. Default value: 0
SINGLE_TAP	(0: single tap event not detected; 1: single tap event detected)
	Double-tap event detection status. Default value: 0
DOUBLE_TAP	(0: double-tap event not detected; 1: double-tap event detected.)
	Sign of acceleration detected by tap event. Default: 0
TAP_SIGN	(0: positive sign of acceleration detected by tap event;
	1: negative sign of acceleration detected by tap event)
Z_TAP	Tap event detection status on Z-axis. Default value: 0
	(0: tap event on Z-axis not detected; 1: tap event on Z-axis detected)
Υ ΤΑΡ	Tap event detection status on Y-axis. Default value: 0
	(0: tap event on Y-axis not detected; 1: tap event on Y-axis detected)
Χ ΤΑΡ	Tap event detection status on X-axis. Default value: 0
	(0: tap event on X-axis not detected; 1: tap event on X-axis detected)



9.42 D6D_SRC (47h)

Portrait, landscape, face-up, and face-down source register (R)

Table 118. D6D_SRC register

0	D6D_IA	XH	XL	YH	YL	ZH	ZL

Table 119. D6D_SRC register description

D6D IA	Interrupt active for change position portrait, landscape, face-up, face-down. Default value: 0
	(0: change position not detected; 1: change position detected)
хн	X-axis high event (over threshold). Default value: 0
	(0: event not detected; 1: event (over threshold) detected)
XL	X-axis low event (under threshold). Default value: 0
	(0: event not detected; 1: event (under threshold) detected)
YH	Y-axis high event (over threshold). Default value: 0
	(0: event not detected; 1: event (over-threshold) detected)
YL	Y-axis low event (under threshold). Default value: 0
TL	(0: event not detected; 1: event (under threshold) detected)
ZH	Z-axis high event (over threshold). Default value: 0
211	(0: event not detected; 1: event (over threshold) detected)
71	Z-axis low event (under threshold). Default value: 0
ZL	(0: event not detected; 1: event (under threshold) detected)



9.43 EMB_FUNC_STATUS_MAINPAGE (49h)

Embedded function status register (R)

Table 120. EMB_FUNC_STATUS_MAINPAGE register

IS_FSM_LC 0	IS_ IS SIGMOT	S_TILT IS_ STEP_DET	0	0	0
-------------	------------------	------------------------	---	---	---

Table 121. EMB_FUNC_STATUS_MAINPAGE register description

IS_FSM_LC	Interrupt status bit for FSM long counter timeout interrupt event. (1: interrupt detected; 0: no interrupt)
IS_SIGMOT	Interrupt status bit for significant motion detection (1: interrupt detected; 0: no interrupt)
IS_TILT	Interrupt status bit for tilt detection (1: interrupt detected; 0: no interrupt)
IS_STEP_DET	Interrupt status bit for step detection (1: interrupt detected; 0: no interrupt)

9.44 FSM_STATUS_MAINPAGE (4Ah)

Finite state machine status register (R)

Table 122. FSM_STATUS_MAINPAGE register

IS_FSM8	IS_FSM7	IS_FSM6	IS_FSM5	IS_FSM4	IS_FSM3	IS_FSM2	IS_FSM1

Table 123. FSM_STATUS_MAINPAGE register description

IS_FSM8	Interrupt status bit for FSM8 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM7	Interrupt status bit for FSM7 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM6	Interrupt status bit for FSM6 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM5	Interrupt status bit for FSM5 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM4	Interrupt status bit for FSM4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM3	Interrupt status bit for FSM3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM2	Interrupt status bit for FSM2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM1	Interrupt status bit for FSM1 interrupt event. (1: interrupt detected; 0: no interrupt)



9.45 MLC_STATUS_MAINPAGE (4Bh)

Machine learning core status register (R)

0 0 0 0	IS_MLC4 IS_MLC3 IS_MLC2 IS_MLC1
---------	---------------------------------

Table 125. MLC_STATUS_MAINPAGE register description

IS_MLC4	Interrupt status bit for MLC4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC3	Interrupt status bit for MLC3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC2	Interrupt status bit for MLC2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC1	Interrupt status bit for MLC1 interrupt event. (1: interrupt detected; 0: no interrupt)

9.46 INTERNAL_FREQ_FINE (4Fh)

Internal frequency register (R)

Table 126. INTERNAL_FREQ_FINE register

FREQ_ FREQ_ FREQ_	FREQ_	FREQ_ FREQ_	FREQ_	FREQ_
FINE_7 FINE_6 FINE_5		FINE_3 FINE_2	FINE_1	FINE_0

Table 127. INTERNAL_FREQ_FINE register description

EREO EINE 17:01	Difference in percentage of the effective ODR (and timestamp rate) with respect to the typical. Step: 0.13%. 8-bit format, two's complement.
	Step: 0.13%. 8-bit format, two's complement.

The actual timestamp resolution and the actual output data rate can be calculated using the following formulas:

$$t_{actual}[s] = \frac{1}{46080 \cdot (1 + 0.0013 \cdot FREQ_FINE)}$$
$$ODR_{actual}[Hz] = \frac{7680 \cdot (1 + 0.0013 \cdot FREQ_FINE)}{ODR_{coeff}}$$

Table 128. ODRcoeff values

Selected ODR [Hz]	ODRcoeff
7.5	1024
15	512
30	256
60	128
120	64
240	32
480	16
960	8
1.92 kHz	4
3.84 kHz	2
7.68 kHz	1


9.47 FUNCTIONS_ENABLE (50h)

Enable interrupt functions register (R/W)

Table 129. FUNCTIONS_ENABLE register

INTERRUPTS TIL	IMESTAMP _EN 0 ⁽¹⁾	0(1)	DIS_RST_LIR _ALL_INT	O ⁽¹⁾	INACT_EN_1	INACT_EN_0
----------------	----------------------------------	------	-------------------------	-------------------------	------------	------------

1. This bit must be set to 0 for the correct operation of the device.

Table 130. FUNCTIONS_ENABLE register description

INTERRUPTS ENABLE	Enables basic interrupts (6D, free-fall, wake-up, tap, activity/inactivity). Default value: 0
	(0: interrupt disabled; 1: interrupt enabled)
TIMESTAMP_EN	Enables timestamp counter. The counter is readable in TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h). Default value: 0
	(0: disabled; 1: enabled)
DIS_RST_LIR_ALL_INT	When this bit is set to 1, reading the ALL_INT_SRC (1Dh) register does not reset the latched interrupt signals. This can be useful in order to not reset some status flags before reading the corresponding status register. Default value: 0
	(0: disabled; 1: enabled)
	Enables activity/inactivity (sleep) function. Default value: 00
INACT_EN_[1:0]	(00: stationary/motion-only interrupts generated, accelerometer and gyroscope configuration do not change;
	01: sets accelerometer to low-power mode 1 with accelerometer ODR selected through the XL_INACT_ODR_[1:0] bits of the INACTIVITY_DUR (54h) register, gyroscope configuration does not change;
	10: sets accelerometer to low-power mode 1 with accelerometer ODR selected through the XL_INACT_ODR_[1:0] bits of the INACTIVITY_DUR (54h) register, gyroscope in sleep mode;
	11: sets accelerometer to low-power mode 1 with accelerometer ODR selected through the XL_INACT_ODR_[1:0] bits of the INACTIVITY_DUR (54h) register, gyroscope in power-down mode)



9.48 INACTIVITY_DUR (54h)

Activity/inactivity configuration register (R/W)

Table 131. INACTIVITY_DUR register

ON INT THS W 2 THS		NACT XL_INACT DR_1 _ODR_0	INACT _DUR_1	INACT _DUR_0
--------------------	--	------------------------------	-----------------	-----------------

Table 132. INACTIVITY_DUR register description

If the INT1_SLEEP_C	upt mode configuration.
SLEEP_STATUS_ON_INT or sleep change on the	HANGE or INT2_SLEEP_CHANGE bit is enabled, drives the sleep status INT pin. Default value: 0
(0: sleep change notified	cation on INT pin;
1: sleep status reporte	d on INT pin)
Weight of 1 LSB of wa	ke-up (WU_THS) and activity/inactivity (INACT_THS) threshold.
(000: 7.8125 mg/LSB	default);
001: 15.625 mg/LSB;	
WU_INACT_THS_W_[2:0] 010: 31.25 mg/LSB;	
011: 62.5 mg/LSB;	
100: 125 mg/LSB;	
101 - 110 - 111: 250 m	g/LSB)
Selects the ODR_XL t	arget during inactivity.
(00: 1.875 Hz;	
XL_INACT_ODR_[1:0] 01: 15 Hz (default);	
10: 30 Hz;	
11: 60 Hz)	
Duration in the transition	on from stationary to motion (from inactivity to activity).
(00: transition to motio	n (activity) immediately at first overthreshold event (default);
INACT_DUR_[1:0] 01: transition to motion	(activity) after two consecutive overthreshold events;
10: transition to motion	(activity) after three consecutive overthreshold events;
11: transition to motion	(activity) after four consecutive overthreshold events)

9.49 INACTIVITY_THS (55h)

Activity/inactivity threshold setting register (R/W)

Table 133. INACTIVITY_THS register

0 ⁽¹⁾	0 ⁽¹⁾	INACT_ THS_5	INACT_ THS_4	INACT_ THS_3	INACT_ THS_2	INACT_ THS_1	INACT_ THS_0	
------------------	------------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	--

1. This bit must be set to 0 for the correct operation of the device.

Table 134. INACTIVITY_THS register description

INACT_THS_[5:0] Activity/inactivity threshold. The resolution of the threshold depends on the value of WU_INACT_THS_W_[2:0] in the INACTIVITY_DUR (54h) register. Default value: 000000



9.50 TAP_CFG0 (56h)

Tap configuration register 0 (R/W)

Table 135. TAP_CFG0 register

0 ⁽¹⁾ LOW_PASS_ HW_FUNC_MASK SLOPE_ ON_6D _XL_SETTL FDS	TAP_Z_EN	TAP_Y_EN	TAP_X_EN	LIR
---	----------	----------	----------	-----

1. This bit must be set to 0 for the correct operation of the device.

Table 136. TAP_CFG0 register description

	LPF2 filter on 6D function selection. Refer to Figure 24. Default value: 0
LOW_PASS_ON_6D	(0: ODR/2 low-pass filtered data sent to 6D interrupt function;
	1: LPF2 output data sent to 6D interrupt function)
HW_FUNC_MASK_XL_SETTL	Enables masking the execution trigger of the basic interrupt functions (6D, free-fall, wake-up, tap, activity/inactivity) when accelerometer data are settling. Default value: 0
	(0: disabled; 1: enabled)
SLOPE_FDS	HPF or slope filter selection on wake-up and activity/inactivity functions. Refer to Figure 24. Default value: 0
	(0: slope filter applied; 1: HPF applied)
TAP_Z_EN	Enables Z direction in tap recognition. If the Z-axis is disabled, this bit must be set to 0. Default value: 0
	(0: Z direction disabled; 1: Z direction enabled)
TAP_Y_EN	Enables Y direction in tap recognition. If the Y-axis is disabled, this bit must be set to 0. Default value: 0
	(0: Y direction disabled; 1: Y direction enabled)
TAP_X_EN	Enables X direction in tap recognition. If the X-axis is disabled, this bit must be set to 0. Default value: 0
	(0: X direction disabled; 1: X direction enabled)
	Latched interrupt. Default value: 0
LIR	(0: interrupt request not latched; 1: interrupt request latched)



9.51 TAP_CFG1 (57h)

Tap configuration register 1 (R/W)

Table 137. TAP_CFG1 register

TAD	TAD						ТАР
TAP_ PRIORITY 2	TAP_ PRIORITY 1	TAP_ PRIORITY 0	TAP_	TAP_	TAP_	TAP_	
PRIORITI_2	PRIORITT_I	PRIORITY_0	185_2_4	THS_Z_3	185_2_2	105_2_1	185_2_0

Table 138. TAP_CFG1 register description

TAP_PRIORITY_[2:0]	Selection of axis priority for tap detection (see Table 139)
TAP_THS_Z_[4:0]	Z-axis tap recognition threshold. Default value: 0 1 LSB = FS_XL / (2^5)

Table 139. TAP priority decoding

TAP_PRIORITY_[2:0]	Max. priority	Mid. priority	Min. priority
000	Z	Y	Х
001	Y	Z	Х
010	Z	Х	Y
011	Х	Y	Z
100	Z	Y	Х
101	Y	Х	Z
110	Х	Z	Y
111	Х	Y	Z

9.52 TAP_CFG2 (58h)

Tap configuration register 2 (R/W)

Table 140. TAP_CFG2 register

O (1) O (1) O (1)	TAP_	TAP_	TAP_	TAP_	TAP_
	THS_Y_4	THS_Y_3	THS_Y_2	THS_Y_1	THS_Y_0

1. This bit must be set to 0 for the correct operation of the device.

Table 141. TAP_CFG2 register description

TAP_THS_Y_[4:0]	Y-axis tap recognition threshold. Default value: 0 1 LSB = FS_XL / (2 ⁵)
	$1 LSB - FS_{AL} / (2^{\circ})$



9.53 TAP_THS_6D (59h)

Portrait/landscape position and tap function threshold register (R/W)

Table 142. TAP_THS_6D register

0 ⁽¹⁾ SIXD_THS_1 SIXD_THS_0	TAP_	TAP_	TAP_	TAP_	TAP_
	THS_X_4	THS_X_3	THS_X_2	THS_X_1	THS_X_0

1. This bit must be set to 0 for the correct operation of the device.

Table 143. TAP_THS_6D register description

SIXD_THS_[1:0]	Threshold for 6D function. Default value: 00 For details, refer to Table 144.
TAP_THS_X_[4:0]	X-axis recognition threshold. Default value: 0 1 LSB = FS_XL / (2 ⁵)

Table 144. Threshold for D6D function

SIXD_THS_[1:0]	Threshold value
00	80 degrees
01	70 degrees
10	60 degrees
11	50 degrees



9.54 TAP_DUR (5Ah)

Tap recognition function setting register (R/W)

Table 145. TAP_DUR register

	DUR 2						SHOCK 0
DUR_3	DUR_2	DUR_1	DUR_0	QUIET_1	QUIET_0	SHOCK_1	SHOCK_0

Table 146. TAP_DUR register description

	Duration of maximum time gap for double tap recognition. Default: 0000
DUR_[3:0]	When double-tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double-tap event. The default value of these bits is 0000b which corresponds to 16/ODR_XL time. If the DUR_[3:0] bits are set to a different value, 1LSB corresponds to 32/ODR_XL time.
	Expected quiet time after a tap detection. Default value: 00
QUIET_[1:0]	Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default value of these bits is 00b which corresponds to 2/ODR_XL time. If the QUIET_[1:0] bits are set to a different value, 1LSB corresponds to 4/ODR_XL time.
	Maximum duration of overthreshold event. Default value: 00
SHOCK_[1:0]	Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4/ODR_XL time. If the SHOCK_[1:0] bits are set to a different value, 1LSB corresponds to 8/ODR_XL time.

9.55 WAKE_UP_THS (5Bh)

Single/double-tap selection and wake-up configuration (R/W)

Table 147. WAKE_UP_THS register

SINGLE_ DOUBLE_TAP	USR_OFF _ON_WU	WK_THS_5	WK_THS_4	WK_THS_3	WK_THS_2	WK_THS_1	WK_THS_0	
-----------------------	-------------------	----------	----------	----------	----------	----------	----------	--

Table 148. WAKE_UP_THS register description

Enables single/double-tap event. Default value: 0	
SINGLE_DOUBLE_TAP	(0: only single-tap event enabled;
	1: both single and double-tap events enabled)
USR_OFF_ON_WU	Drives the low-pass filtered data with user offset correction (instead of high-pass filtered data) to the wake-up and the activity/inactivity functions. Refer to Figure 24. Default value: 0
WK_THS_[5:0]	Wake-up threshold. The resolution of the threshold depends on the value of WU_INACT_THS_W_[2:0] in the INACTIVITY_DUR (54h) register. Default value: 000000



9.56 WAKE_UP_DUR (5Ch)

Free-fall, wake-up, and sleep mode functions duration setting register (R/W)

Table 149. WAKE_UP_DUR register

FF_DUR_5 WAKE_DUR_1 WAKE_DUR_0 0(1)	SLEEP_DUR_3	SLEEP_DUR_2	SLEEP_DUR_1	SLEEP_DUR_0
-------------------------------------	-------------	-------------	-------------	-------------

1. This bit must be set to 0 for the correct operation of the device.

Table 150. WAKE_UP_DUR register description

	Free-fall duration event. Default: 0
FF_DUR_5	For the complete configuration of the free-fall duration, refer to FF_DUR_[4:0] in the FREE_FALL (5Dh) configuration.
	1 LSB = 1/ODR_XL time
	Wake-up duration event. Default: 00
WAKE_DUR_[1:0]	1 LSB = 1/ODR_XL time
	Duration to go in sleep mode. Default value: 0000 (this corresponds to 16 ODR)
SLEEP_DUR_[3:0]	1 LSB = 512/ODR_XL time

9.57 FREE_FALL (5Dh)

Free-fall function duration setting register (R/W)

Table 151. FREE_FALL register

	FF_DUR_4	FF_DUR_3	FF_DUR_2	FF_DUR_1	FF_DUR_0	FF_THS_2	FF_THS_1	FF_THS_0
--	----------	----------	----------	----------	----------	----------	----------	----------

Table 152. FREE_FALL register description

	Free-fall duration event. Default: 0
FF_DUR_[4:0]	For the complete configuration of the free-fall duration, refer to FF_DUR_5 in the WAKE_UP_DUR (5Ch) configuration.
	Free-fall threshold setting. Default: 000
FF_THS_[2:0]	For details refer to Table 153.

Table 153. Threshold for free-fall function

FF_THS_[2:0]	Threshold value
000	156 mg
001	219 mg
010	250 mg
011	312 mg
100	344 mg
101	406 m <i>g</i>
110	469 mg
111	500 mg



9.58 MD1_CFG (5Eh)

Functions routing to INT1 pin register (R/W). Each bit in this register enables a signal to be carried over the INT1 pin. The output of the pin is the OR combination of the signals selected here and in the INT1_CTRL (0Dh) register.

Table 154. MD1_CFG regis	ister
--------------------------	-------

INT1_SLEEP_ CHANGE INT1_ SINGLE_TAP INT1_WU INT1_FF INT1_ DOUBLE_TAP INT1_	6D INT1_ 0 ⁽¹⁾ EMB_FUNC
---	------------------------------------

1. This bit must be set to 0 for the correct operation of the device.

	Routing activity/inactivity recognition event to INT1. Default: 0				
INT1_SLEEP_CHANGE ⁽¹⁾	(0: routing activity/inactivity event to INT1 disabled;				
	1: routing activity/inactivity event to INT1 enabled)				
	Routing single-tap recognition event to INT1. Default: 0				
INT1_SINGLE_TAP	(0: routing single-tap event to INT1 disabled;				
	1: routing single-tap event to INT1 enabled)				
	Routing wake-up event to INT1. Default value: 0				
INT1_WU	(0: routing wake-up event to INT1 disabled;				
	1: routing wake-up event to INT1 enabled)				
	Routing free-fall event to INT1. Default value: 0				
INT1_FF	(0: routing free-fall event to INT1 disabled;				
	1: routing free-fall event to INT1 enabled)				
	Routing tap event to INT1. Default value: 0				
INT1_DOUBLE_TAP	(0: routing double-tap event to INT1 disabled;				
	1: routing double-tap event to INT1 enabled)				
	Routing 6D event to INT1. Default value: 0				
INT1_6D	(0: routing 6D event to INT1 disabled;				
	1: routing 6D event to INT1 enabled)				
	Routing embedded functions event to INT1. Default value: 0				
INT1_EMB_FUNC	(0: routing embedded functions event to INT1 disabled;				
	1: routing embedded functions event to INT1 enabled)				

Table 155. MD1_CFG register description

1. Activity/inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in the INACTIVITY_DUR (54h) register.



9.59 MD2_CFG (5Fh)

Functions routing to INT2 pin register (R/W). Each bit in this register enables a signal to be carried over the INT1 pin. The output of the pin is the OR combination of the signals selected here and in the INT2_CTRL (0Eh) register.

INT2_SLEEP _CHANGE	INT2_ SINGLE_TAP	INT2_WU	INT2_FF	INT2_ DOUBLE_TAP	INT2_6D	INT2_ EMB_FUNC	INT2_ TIMESTAMP

Table 156. MD2_CFG register

	Routing activity/inactivity recognition event to INT2. Default: 0
INT2_SLEEP_CHANGE ⁽¹⁾	(0: routing activity/inactivity event to INT2 disabled;
	1: routing activity/inactivity event to INT2 enabled)
	Single-tap recognition routing to INT2. Default: 0
INT2_SINGLE_TAP	(0: routing single-tap event to INT2 disabled;
	1: routing single-tap event to INT2 enabled)
	Routing wake-up event to INT2. Default value: 0
INT2_WU	(0: routing wake-up event to INT2 disabled;
	1: routing wake-up event to INT2 enabled)
	Routing free-fall event to INT2. Default value: 0
INT2_FF	(0: routing free-fall event to INT2 disabled;
	1: routing free-fall event to INT2 enabled)
	Routing tap event to INT2. Default value: 0
INT2_DOUBLE_TAP	(0: routing double-tap event to INT2 disabled;
	1: routing double-tap event to INT2 enabled)
	Routing 6D event to INT2. Default value: 0
INT2_6D	(0: routing 6D event to INT2 disabled;
	1: routing 6D event to INT2 enabled)
	Routing embedded functions event to INT2. Default value: 0
INT2_EMB_FUNC	(0: routing embedded functions event to INT2 disabled;
	1: routing embedded functions event to INT2 enabled)
INT2_TIMESTAMP	Enables routing the alert for timestamp overflow within 5.6 ms to the INT2 pin.

Table 157. MD2_CFG register description

1. Activity/inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in the INACTIVITY_DUR (54h) register.



9.60 EMB_FUNC_CFG (63h)

Embedded functions configuration register (R/W)

Table 158. EMB_FUNC_CFG register

XL_DualC_BATCH _FROM_IF	0 ⁽¹⁾ EMB_FUNC_IRQ_ MASK_G_SETTL	EMB_FUNC_IRQ_ MASK_XL_SETTL	EMB_FUNC_ DISABLE	O ⁽¹⁾	0(1)	0(1)
----------------------------	--	--------------------------------	----------------------	------------------	------	------

1. This bit must be set to 0 for the correct operation of the device.

XL_DualC_BATCH_FROM_IF	When dual-channel mode is enabled, this bit enables batching the accelerometer channel 2 in FIFO. Default value: 0 (0: disabled; 1: enabled)
EMB_FUNC_IRQ_MASK_G_SETTL	Enables / masks execution trigger of the embedded functions when gyroscope data are settling. Default value: 0 (0: disabled; 1: masks execution trigger of the embedded functions until gyroscope filter settling ends)
EMB_FUNC_IRQ_MASK_XL_SETTL	Enables / masks execution trigger of the embedded functions when accelerometer data are settling. Default value: 0 (0: disabled; 1: masks execution trigger of the embedded functions until accelerometer filter settling ends)
EMB_FUNC_DISABLE	Disables execution of the embedded functions. Default value: 0 (0: disabled; 1: embedded functions execution trigger is not generated anymore and all initialization procedures are forced when this bit is set back to 0).

Table 159. EMB_FUNC_CFG register description



9.61 Z_OFS_USR (73h)

Accelerometer Z-axis user offset correction (R/W). The offset value set in the Z_OFS_USR offset register is internally subtracted from the acceleration value measured on the Z-axis.

Table 160. Z_OFS_USR register

Z_OFS_ Z_OFS	_ Z_OFS_	Z_OFS_	Z_OFS_	Z_OFS_	Z_OFS_	Z_OFS_
USR_7 USR_	0 USR_5	USR_4	USR_3	USR_2	USR_1	USR_0

Table 161. Z_OFS_USR register description

Z_OFS_USR_[7:0]	Accelerometer Z-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL9 (18h). The offset can be applied to the output registers (see USR_OFF_ON_OUT bit in the CTRL9 (18h) register) or to the wakeup function input data (see USR_OFF_ON_WU bit in the WAKE_UP_THS (5Bh) register). The value must be in the range [-127 127].
-----------------	--

9.62 Y_OFS_USR (74h)

Accelerometer Y-axis user offset correction (R/W). The offset value set in the Y_OFS_USR offset register is internally subtracted from the acceleration value measured on the Y-axis.

Table 162. Y_OFS_USR register

| Y_OFS_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| USR_7 | USR_6 | USR_5 | USR_4 | USR_3 | USR_2 | USR_1 | USR_0 |

Table 163. Y_OFS_USR register description

Y_OFS_USR_[7:0]	Accelerometer Y-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL9 (18h). The offset can be applied to the output registers (see USR_OFF_ON_OUT bit in the CTRL9 (18h) register) or to the wakeup function input data (see USR_OFF_ON_WU bit in the WAKE_UP_THS (5Bh) register).
	The value must be in the range [-127 127].

9.63 X_OFS_USR (75h)

Accelerometer X-axis user offset correction (R/W). The offset value set in the X_OFS_USR offset register is internally subtracted from the acceleration value measured on the X-axis.

Table 164. X_OFS_USR register

X_OFS_ X_OFS_ X_C	DFSX_OFSX	X_OFS_ X_OFS_	X_OFS_	X_OFS_
USR_7 USR_6 US	R_5USR_4	USR_3 USR_2	USR_1	USR_0

Table 165. X_OFS_USR register description

X_OFS_USR_[7:0]	Accelerometer X-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL9 (18h). The offset can be applied to the output registers (see USR_OFF_ON_OUT bit in the CTRL9 (18h) register) or to the wakeup function input data (see USR_OFF_ON_WU bit in the WAKE_UP_THS (5Bh) register). The value must be in the range [-127 127].
-----------------	--



9.64 FIFO_DATA_OUT_TAG (78h)

FIFO tag register (R)

Table 166. FIFO_DATA_OUT_TAG register

TAG_ SENSOR_4	TAG_ SENSOR_3	TAG_ SENSOR_2	TAG_ SENSOR_1	TAG_ SENSOR_0	TAG_CNT_1	TAG_CNT_0	-
------------------	------------------	------------------	------------------	------------------	-----------	-----------	---

Table 167. FIFO_DATA_OUT_TAG register description

	FIFO tag. Identifies the sensor in:
TAG_SENSOR_[4:0]	FIFO_DATA_OUT_BYTE_0 (79h) and FIFO_DATA_OUT_BYTE_1 (7Ah), FIFO_DATA_OUT_BYTE_2 (7Bh) and FIFO_DATA_OUT_BYTE_3 (7Ch), and FIFO_DATA_OUT_BYTE_4 (7Dh) and FIFO_DATA_OUT_BYTE_5 (7Eh)
	For details, refer to Table 168.
TAG_CNT_[1:0]	2-bit counter which identifies sensor time slot

Table 168. FIFO tag

TAG_SENSOR_[4:0]	Sensor name
0x00	FIFO empty
0x01	Gyroscope NC ⁽¹⁾
0x02	Accelerometer NC ⁽²⁾
0x03	Temperature
0x04	Timestamp
0x05	CFG_Change
0x06	Accelerometer NC_T_2 ⁽²⁾
0x07	Accelerometer NC_T_1 ⁽²⁾
0x08	Accelerometer 2xC ⁽²⁾
0x09	Accelerometer 3xC ⁽²⁾
0x0A	Gyroscope NC_T_2 ⁽¹⁾
0x0B	Gyroscope NC_T_1 ⁽¹⁾
0x0C	Gyroscope 2xC ⁽¹⁾
0x0D	Gyroscope 3xC ⁽¹⁾
0x12	Step counter
0x13	SFLP game rotation vector
0x16	SFLP gyroscope bias
0x17	SFLP gravity vector
0x1A	MLC result
0x1B	MLC filter
0x1C	MLC feature
0x1D	Accelerometer DualC ⁽²⁾
0x1F	VAFE

1. Gyroscope data are stored in FIFO in the order of the X, Y, Z axes.

2. Accelerometer data are stored in FIFO in the order of the Z, Y, X axes.



9.65 FIFO_DATA_OUT_BYTE_0 (79h) and FIFO_DATA_OUT_BYTE_1 (7Ah)

FIFO data output (R)

FIFO provides 6 bytes output, starting from byte 0 up to byte 5.

Table 169. FIFO_DATA_OUT_BYTE_1 and FIFO_DATA_OUT_BYTE_0 registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 170. FIFO_DATA_OUT_BYTE_1 and FIFO_DATA_OUT_BYTE_0 register description

D[15:0] FIFO output byte 1 and 0

9.66 FIFO_DATA_OUT_BYTE_2 (7Bh) and FIFO_DATA_OUT_BYTE_3 (7Ch)

FIFO data output (R)

FIFO provides 6 bytes output, starting from byte 0 up to byte 5.

Table 171. FIFO_DATA_OUT_BYTE_3 and FIFO_DATA_OUT_BYTE_2 registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 172. FIFO_DATA_OUT_BYTE_3 and FIFO_DATA_OUT_BYTE_2 register description

D[15:0]	FIFO output byte 3 and 2

9.67 FIFO_DATA_OUT_BYTE_4 (7Dh) and FIFO_DATA_OUT_BYTE_5 (7Eh)

FIFO data output (R)

FIFO provides 6 bytes output, starting from byte 0 up to byte 5.

Table 173. FIFO_DATA_OUT_BYTE_5 and FIFO_DATA_OUT_BYTE_4 registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 174. FIFO_DATA_OUT_BYTE_5 and FIFO_DATA_OUT_BYTE_4 register description

D[15:0]	FIFO output byte 5 and 4



10 Embedded functions register mapping

The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when EMB_FUNC_REG_ACCESS is set to 1 in FUNC_CFG_ACCESS (01h).

		Regis	ter address		
Name	Туре	Hex	Binary	Default	Comment
PAGE_SEL	R/W	02	00000010	00000001	
EMB_FUNC_EN_A	R/W	04	00000100	00000000	
EMB_FUNC_EN_B	R/W	05	00000101	0000000	
EMB_FUNC_EXEC_STATUS	R	07	00000111	output	
PAGE_ADDRESS	R/W	08	00001000	00000000	
PAGE_VALUE	R/W	09	00001001	0000000	
EMB_FUNC_INT1	R/W	0A	00001010	0000000	
FSM_INT1	R/W	0B	00001011	00000000	
RESERVED	-	0C	00001100		
MLC_INT1	R/W	0D	00001101	0000000	
EMB_FUNC_INT2	R/W	0E	00001110	00000000	
FSM_INT2	R/W	0F	00001111	0000000	
RESERVED	-	10	00010000		
MLC_INT2	R/W	11	00010001	00000000	
EMB_FUNC_STATUS	R	12	00010010	output	
FSM_STATUS	R	13	00010011	output	
RESERVED	-	14	00010100		
MLC_STATUS	R	15	00010101	output	
PAGE_RW	R/W	17	00010111	0000000	
RESERVED	-	18-43			
EMB_FUNC_FIFO_EN_A	R/W	44	01000100	0000000	
EMB_FUNC_FIFO_EN_B	R/W	45	01000101		
FSM_ENABLE	R/W	46	01000110	0000000	
RESERVED	-	47	01000111		
FSM_LONG_COUNTER_L	R/W	48	01001000	0000000	
FSM_LONG_COUNTER_H	R/W	49	01001001	0000000	
RESERVED	-	4A			
INT_ACK_MASK	R/W	4B	01001011	0000000	
FSM_OUTS1	R	4C	01001100	output	
FSM_OUTS2	R	4D	01001101	output	
FSM_OUTS3	R	4E	01001110	output	
FSM_OUTS4	R	4F	01001111	output	
FSM_OUTS5	R	50	01010000	output	
FSM_OUTS6	R	51	01010001	output	

Table 175. Register address map - embedded functions

ST1VAFE6AX Embedded functions register mapping

News	.	Regist	ter address	Defect	Comment
Name	Туре	Hex	Binary	Default	
FSM_OUTS7	R	52	01010010	output	
FSM_OUTS8	R	53	01010011	output	
RESERVED	-	54- 5D			
SFLP_ODR	R/W	5E	01011110	01011011	
FSM_ODR	R/W	5F	01011111	01001011	
MLC_ODR	R/W	60	01100000	00010101	
STEP_COUNTER_L	R	62	01100010	output	
STEP_COUNTER_H	R	63	01100011	output	
EMB_FUNC_SRC	R/W	64	01100100	output	
EMB_FUNC_INIT_A	R/W	66	01100110	0000000	
EMB_FUNC_INIT_B	R/W	67	01100111	0000000	
MLC1_SRC	R	70	01110000	output	
MLC2_SRC	R	71	01110001	output	
MLC3_SRC	R	72	01110010	output	
MLC4_SRC	R	73	01110011	output	

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.



11 Embedded functions register description

11.1 PAGE_SEL (02h)

Enable advanced features dedicated page (R/W)

Table 176. PAGE_SEL register

PAGE_SEL3	PAGE_SEL2	PAGE_SEL1	PAGE_SEL0	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	1 ⁽²⁾
-----------	-----------	-----------	-----------	------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 177. PAGE_SEL register description

	Select the advanced features dedicated page	
AGE_SEL[3:0]	Default value: 0000	

11.2 EMB_FUNC_EN_A (04h)

Enable embedded functions register (R/W)

Table 178. EMB_FUNC_EN_A register

MLC_BEFORE 0 ⁽¹⁾ SIGN_MOTION_E	TILT_EN	PEDO_EN	0(1)	SFLP_GAME _EN	O ⁽¹⁾
---	---------	---------	------	------------------	-------------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 179. EMB_FUNC_EN_A register description

MLC_BEFORE_FSM_EN ⁽¹⁾	Enables the machine learning core function. When the machine learning core is enabled by setting this bit to 1, the MLC algorithms are executed before the FSM programs. Default value: 0 (0: machine learning core function disabled; 1: machine learning core function enabled and executed before FSM programs)
SIGN_MOTION_EN	Enables significant motion detection function. Default value: 0 (0: significant motion detection function disabled; 1: significant motion detection function enabled)
TILT_EN	Enables tilt calculation. Default value: 0 (0: tilt algorithm disabled; 1: tilt algorithm enabled)
PEDO_EN	Enables pedometer algorithm. Default value: 0 (0: pedometer algorithm disabled; 1: pedometer algorithm enabled)
SFLP_GAME_EN	Enables sensor fusion low-power algorithm for 6-axis (accelerometer + gyroscope) game rotation vector. Default value: 0 (0: sensor fusion algorithm for 6-axis accelerometer + gyroscope disabled; 1: sensor fusion algorithm for 6-axis accelerometer + gyroscope enabled)

1. MLC_EN bit in the EMB_FUNC_EN_B (05h) register must be set to 0 when using this bit.



11.3 EMB_FUNC_EN_B (05h)

Enable embedded functions register (R/W)

Table 180. EMB_FUNC_EN_B register

0 ⁽¹⁾ 0 ⁽¹⁾	O ⁽¹⁾	MLC_EN	FIFO_ COMPR_EN	0 ⁽¹⁾	0 ⁽¹⁾	FSM_EN
-----------------------------------	-------------------------	--------	-------------------	------------------	------------------	--------

1. This bit must be set to 0 for the correct operation of the device.

Table 181. EMB_FUNC_EN_B register description

	Enables machine learning core function. When the machine learning core is enabled by setting this bit to 1, the MLC algorithms are executed after the FSM programs. Default value: 0
MLC_EN ⁽¹⁾	(0: machine learning core function disabled;
	1: machine learning core function enabled and executed after FSM programs)
	Enables FIFO compression function. Default value: 0
FIFO_COMPR_EN ⁽²⁾	(0: FIFO compression function disabled;
	1: FIFO compression function enabled)
	Enables finite state machine (FSM) function. Default value: 0
FSM_EN	(0: FSM function disabled; 1: FSM function enabled)

1. MLC_BEFORE_FSM_EN bit in the EMB_FUNC_EN_A (04h) register must be set to 0 when using this bit.

2. This bit is active when the FIFO_COMPR_RT_EN bit of FIFO_CTRL2 (08h) is set to 1.

11.4 EMB_FUNC_EXEC_STATUS (07h)

Embedded functions execution status register (R)

Table 182. EMB_FUNC_EXEC_STATUS register

0	0	0	0	0	0	EMB_FUNC_ EXEC_OVR	EMB_FUNC _ENDOP
---	---	---	---	---	---	-----------------------	--------------------

Table 183. EMB_FUNC_EXEC_STATUS register description

EMB_FUNC_EXEC_OVR	This bit is set to 1 when the execution of the embedded functions program exceeds maximum time (new data are generated before the end of the algorithms). Default value: 0
EMB_FUNC_ENDOP	When this bit is set to 1, no embedded function is running. Default value: 0



11.5 PAGE_ADDRESS (08h)

Page address register (R/W)

Table 184. PAGE_ADDRESS register

PAGE_ PAGE_ PAGE_ PAGE_ PAGE ADDR7 ADDR6 ADDR5 ADDR4 ADDR	
--	--

Table 185. PAGE_ADDRESS register description

	After setting the bit PAGE_WRITE / PAGE_READ in register PAGE_RW (17h), this register is used to set
PAGE_ADDR[7:0]	the address of the register to be written/read in the advanced features page selected through the bits
	PAGE_SEL[3:0] in register PAGE_SEL (02h).

11.6 PAGE_VALUE (09h)

Page value register (R/W)

Table 186. PAGE_VALUE register

| PAGE_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| VALUE7 | VALUE6 | VALUE5 | VALUE4 | VALUE3 | VALUE2 | VALUE1 | VALUE0 |

Table 187. PAGE_VALUE register description

	These bits are used to write (if the bit PAGE_WRITE = 1 in register PAGE_RW (17h)) or read (if the bit
PAGE_VALUE[7:0]	PAGE_READ = 1 in register PAGE_RW (17h)) the data at the address PAGE_ADDR[7:0] of the selected
	advanced features page.

11.7 EMB_FUNC_INT1 (0Ah)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1. The pin's output supplies the OR combination of the selected signals.

Table 188. EMB_FUNC_INT1 register

INT1_ FSM_LC	0(1)	INT1_ SIG_MOT	INT1_TILT	INT1_STEP _DETECTOR	0 ⁽¹⁾	0 ⁽¹⁾	0(1)
-----------------	------	------------------	-----------	------------------------	------------------	------------------	------

1. This bit must be set to 0 for the correct operation of the device.

Table 189. EMB_FUNC_INT1 register description

INT1_FSM_LC ⁽¹⁾	Routing FSM long counter timeout interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_SIG_MOT ⁽¹⁾	Routing significant motion event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_TILT ⁽¹⁾	Routing tilt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_STEP_DETECTOR ⁽¹⁾	Routing pedometer step recognition event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)

1. This bit is active when the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.



11.8 FSM_INT1 (0Bh)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1. The pin's output supplies the OR combination of the selected signals.

Table 190. FSM_INT1 register

INT1_FSM8 INT1_FSM7 INT	1_FSM6 INT1_FSM5	INT1_FSM4	INT1_FSM3	INT1_FSM2	INT1_FSM1
-------------------------	------------------	-----------	-----------	-----------	-----------

Table 191. FSM_INT1 register description

INIT1 EQM0(1)	Routing FSM8 interrupt event to IN	 Default value 	:: 0
INT1_FSM8 ⁽¹⁾	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)
INT1 FSM7 ⁽¹⁾	Routing FSM7 interrupt event to IN	 Default value 	:: 0
	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)
INT1 FSM6 ⁽¹⁾	Routing FSM6 interrupt event to IN	 Default value 	:: 0
	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)
INT1 FSM5 ⁽¹⁾	Routing FSM5 interrupt event to IN	 Default value 	:: 0
	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)
INT1 FSM4 ⁽¹⁾	Routing FSM4 interrupt event to IN	 Default value 	:: 0
	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)
INT1 FSM3 ⁽¹⁾	Routing FSM3 interrupt event to IN	 Default value 	:: 0
	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)
INT1 FSM2 ⁽¹⁾	Routing FSM2 interrupt event to IN	 Default value 	:: 0
	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)
INT1_FSM1 ⁽¹⁾	Routing FSM1 interrupt event to IN	 Default value 	:: 0
	(0: routing to INT1 disabled; 1: routi	ng to INT1 enab	led)

1. This bit is active when the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.



11.9 MLC_INT1 (0Dh)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1. The pin's output supplies the OR combination of the selected signals.

Table	192 .	MLC	_INT1	register
-------	--------------	-----	-------	----------

0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ INT1_MLC4 INT1_MLC3 INT1_MLC2 INT1_MLC1

1. This bit must be set to 0 for the correct operation of the device.

Table 193. MLC_INT1 register description

INT1_MLC4	Routing MLC4 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC3	Routing MLC3 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC2	Routing MLC2 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC1	Routing MLC1 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)

11.10 EMB_FUNC_INT2 (0Eh)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2. The pin's output supplies the OR combination of the selected signals.

Table 194. EMB_FUNC_INT2 register

INT2_ FSM_LC	0 ⁽¹⁾ INT2_ SIG_MOT	INT2_TILT	INT2_STEP _DETECTOR	0 ⁽¹⁾	0(1)	0(1)
-----------------	-----------------------------------	-----------	------------------------	------------------	------	------

1. This bit must be set to 0 for the correct operation of the device.

Table 195. EMB_FUNC_INT2 register description

INT2_FSM_LC ⁽¹⁾	Routing FSM long counter timeout interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_SIG_MOT ⁽¹⁾	Routing significant motion event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_TILT ⁽¹⁾	Routing tilt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_STEP_DETECTOR ⁽¹⁾	Routing pedometer step recognition event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)

1. This bit is active when the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.



11.11 FSM_INT2 (0Fh)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2. The pin's output supplies the OR combination of the selected signals.

Table 196. FSM_INT2 register

INT2_FSM8 INT2_FSM7 INT2_FSM6 INT2_F	SM5 INT2_FSM4 INT2_FSM3	INT2_FSM2 INT2_FSM1
--------------------------------------	-------------------------	---------------------

Table 197. FSM_INT2 register description

INIT2 ECM0(1)	Routing FSM8 interrupt event to INT2. Default value: 0
INT2_FSM8 ⁽¹⁾	(0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM7 ⁽¹⁾	Routing FSM7 interrupt event to INT2. Default value: 0
	(0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM6 ⁽¹⁾	Routing FSM6 interrupt event to INT2. Default value: 0
	(0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2 FSM5 ⁽¹⁾	Routing FSM5 interrupt event to INT2. Default value: 0
	(0: routing to INT2 disabled; 1: routing to INT2 enabled)
INITO ESMA(1)	Routing FSM4 interrupt event to INT2. Default value: 0
INT2_FSM4 ⁽¹⁾	(0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM3 ⁽¹⁾	Routing FSM3 interrupt event to INT2. Default value: 0
	(0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM2 ⁽¹⁾	Routing FSM2 interrupt event on INT2. Default value: 0
	(0: routing to INT2 disabled; 1: routing to INT2 enabled)
INIT2 ESM1(1)	Routing FSM1 interrupt event to INT2. Default value: 0
INT2_FSM1 ⁽¹⁾	(0: routing to INT2 disabled; 1: routing to INT2 enabled)

1. This bit is active when the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.



11.12 MLC_INT2 (11h)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2. The pin's output supplies the OR combination of the selected signals.

Table	198 .	MLC	INT2	register
-------	--------------	-----	------	----------

0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ 0 ⁽¹⁾ INT2_MLC4 INT2_MLC3 INT2_MLC2 INT2_M
--

1. This bit must be set to 0 for the correct operation of the device.

Table 199. MLC_INT2 register description

INT2_MLC4	Routing MLC4 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC3	Routing MLC3 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC2	Routing MLC2 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC1	Routing MLC1 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)

11.13 EMB_FUNC_STATUS (12h)

Embedded function status register (R)

Table 200. EMB_FUNC_STATUS register

IS_FSM_LC	0	IS_SIGMOT	IS_TILT	IS_STEP_DET	0	0	0

Table 201. EMB_FUNC_STATUS register description

IS_FSM_LC	Interrupt status bit for FSM long counter timeout interrupt event. (1: interrupt detected; 0: no interrupt)
IS_SIGMOT	Interrupt status bit for significant motion detection (1: interrupt detected; 0: no interrupt)
IS_TILT	Interrupt status bit for tilt detection (1: interrupt detected; 0: no interrupt)
IS_STEP_DET	Interrupt status bit for step detection (1: interrupt detected; 0: no interrupt)



11.14 FSM_STATUS (13h)

Finite state machine status register (R)

Table 202. FSM_STATUS register

IS_FSM8 IS_FSM7 IS_FSM6 IS_FSM5 IS_FSM4 IS_FSM3 IS_FSM2 IS_FSM1

Table 203. FSM_STATUS register description

IS_FSM8	Interrupt status bit for FSM8 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM7	Interrupt status bit for FSM7 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM6	Interrupt status bit for FSM6 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM5	Interrupt status bit for FSM5 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM4	Interrupt status bit for FSM4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM3	Interrupt status bit for FSM3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM2	Interrupt status bit for FSM2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM1	Interrupt status bit for FSM1 interrupt event. (1: interrupt detected; 0: no interrupt)

11.15 MLC_STATUS (15h)

Machine learning core status register (R)

Table 204. MLC_STATUS register

0	0	0	0	IS_MLC4	IS_MLC3	IS_MLC	IS_MLC1

Table 205. MLC_STATUS register description

IS_MLC4	Interrupt status bit for MLC4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC3	Interrupt status bit for MLC3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC2	Interrupt status bit for MLC2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC1	Interrupt status bit for MLC1 interrupt event. (1: interrupt detected; 0: no interrupt)



11.16 PAGE_RW (17h)

Enable read and write mode of advanced features dedicated page (R/W)

Table 206. PAGE_RW register

EMB_ FUNC_LIR	PAGE_ WRITE	PAGE_ READ	0(1)	0 ⁽¹⁾	0(1)	0 ⁽¹⁾	0(1)
------------------	----------------	---------------	------	------------------	------	------------------	------

1. This bit must be set to 0 for the correct operation of the device.

Table 207. PAGE_RW register description

EMB_FUNC_LIR	Latched interrupt mode for embedded functions. Default value: 0 (0: embedded functions interrupt request not latched; 1: embedded functions interrupt request latched)
PAGE_WRITE	Enables writes to the selected advanced features dedicated page. ⁽¹⁾ Default value: 0 (1: enable; 0: disable)
PAGE_READ	Enables reads from the selected advanced features dedicated page. ⁽¹⁾ Default value: 0 (1: enable; 0: disable)

1. Page selected by PAGE_SEL[3:0] in PAGE_SEL (02h) register.

11.17 EMB_FUNC_FIFO_EN_A (44h)

Embedded functions FIFO configuration register A (R/W)

Table 208. EMB_FUNC_FIFO_EN_A register

MLC_ FIFO_EN	STEP_COUNTER _FIFO_EN	SFLP_GBIAS _FIFO_EN	SFLP_GRAVITY _FIFO_EN	0(1)	0(1)	SFLP_GAME _FIFO_EN	0(1)
-----------------	--------------------------	------------------------	--------------------------	------	------	-----------------------	------

1. This bit must be set to 0 for the correct operation of the device.

Table 209. EMB_FUNC_FIFO_EN_A register description

MLC_FIFO_EN	Enables batching the machine learning core results in the FIFO buffer. Default value: 0 (0: disabled; 1: enabled)
STEP_COUNTER_FIFO_EN	Enables batching the step counter values in the FIFO buffer. Default value: 0 (0: disabled; 1: enabled)
SFLP_GBIAS_FIFO_EN	Enables batching the gyroscope bias values computed by the SFLP algorithm in the FIFO buffer. Default value: 0 (0: disabled; 1: enabled)
SFLP_GRAVITY_FIFO_EN	Enables batching the gravity values computed by the SFLP algorithm in the FIFO buffer. Default value: 0 (0: disabled; 1: enabled)
SFLP_GAME_FIFO_EN	Enables batching the game rotation vector (quaternion) values computed by the SFLP algorithm in the FIFO buffer. Default value: 0 (0: disabled; 1: enabled)



11.18 EMB_FUNC_FIFO_EN_B (45h)

Embedded functions FIFO configuration register B (R/W)

Table 210. EMB_FUNC_FIFO_EN_B register

0(1)	O (1)	O ⁽¹⁾	0(1)	0(1)	0(1)	MLC_FILTER_ FEATURE_FIFO_ EN	O ⁽¹⁾
------	--------------	-------------------------	------	------	------	------------------------------------	-------------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 211. EMB_FUNC_FIFO_EN_B register description

MLC_FILTER_FEATURE_FIFO_EN	Enables batching the machine learning core filters and features in the FIFO buffer. Default value: 0
	(0: disabled; 1: enabled)

11.19 FSM_ENABLE (46h)

Enable FSM register (R/W)

Table 212. FSM_ENABLE register

FSM8_EN	FSM7_EN	FSM6_EN	FSM5_EN	FSM4_EN	FSM3_EN	FSM2_EN	FSM1_EN
---------	---------	---------	---------	---------	---------	---------	---------

Table 213. FSM_ENABLE register description

FSM8_EN	Enables FSM8. Default value: 0 (0: FSM8 disabled; 1: FSM8 enabled)
FSM7_EN	Enables FSM7. Default value: 0 (0: FSM7 disabled; 1: FSM7 enabled)
FSM6_EN	Enables FSM6. Default value: 0 (0: FSM6 disabled; 1: FSM6 enabled)
FSM5_EN	Enables FSM5. Default value: 0 (0: FSM5 disabled; 1: FSM5 enabled)
FSM4_EN	Enables FSM4. Default value: 0 (0: FSM4 disabled; 1: FSM4 enabled)
FSM3_EN	Enables FSM3. Default value: 0 (0: FSM3 disabled; 1: FSM3 enabled)
FSM2_EN	Enables FSM2. Default value: 0 (0: FSM2 disabled; 1: FSM2 enabled)
FSM1_EN	Enables FSM1. Default value: 0 (0: FSM1 disabled; 1: FSM1 enabled)



11.20 FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)

FSM long counter status register (R/W)

Long counter value is an unsigned integer value (16-bit format).

Table 214. FSM_LONG_COUNTER_L register

FSM_LC_7	FSM_LC_6	FSM_LC_5	FSM_LC_4	FSM_LC_3	FSM_LC_2	FSM_LC_1	FSM_LC_0
----------	----------	----------	----------	----------	----------	----------	----------

Table 215. FSM_LONG_COUNTER_L register description

FSM_LC_[7:0]	Long counter current value (LSbyte). Default value: 00000000
--------------	--

Table 216. FSM_LONG_COUNTER_H register

FSM_LC_15 F	FSM_LC_14	FSM_LC_13	FSM_LC_12	FSM_LC_11	FSM_LC_10	FSM_LC_9	FSM_LC_8
-------------	-----------	-----------	-----------	-----------	-----------	----------	----------

Table 217. FSM_LONG_COUNTER_H register description

FSM_LC_[15:8]	Long counter current value (MSbyte). Default value: 00000000
---------------	--



INT_ACK_MASK (4Bh) 11.21

Reset status register (R/W)

Table 218. INT_ACK_MASK register

		IACK_ MASK7	IACK_ MASK6	IACK_ MASK5	IACK_ MASK4	IACK_ MASK3	IACK_ MASK2	IACK_ MASK1	IACK_ MASK0
--	--	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

	Table 219. INT_ACK_MASK register description
IACK_MASK7	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 7 of the status register is not reset. When this bit is set to 0, bit 7 of the status register is reset. Default value: 0
IACK_MASK6	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 6 of the status register is not reset. When this bit is set to 0, bit 6 of the status register is reset. Default value: 0
IACK_MASK5	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 5 of the status register is not reset. When this bit is set to 0, bit 5 of the status register is reset. Default value: 0
IACK_MASK4	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 4 of the status register is not reset. When this bit is set to 0, bit 4 of the status register is reset. Default value: 0
IACK_MASK3	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 3 of the status register is not reset. When this bit is set to 0, bit 3 of the status register is reset. Default value: 0
IACK_MASK2	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 2 of the status register is not reset. When this bit is set to 0, bit 2 of the status register is reset. Default value: 0
IACK_MASK1	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 1 of the status register is not reset. When this bit is set to 0, bit 1 of the status register is reset. Default value: 0
IACK_MASK0	If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h), FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) and MLC_STATUS (15h) / MLC_STATUS_MAINPAGE (4Bh) registers in latched mode (when the EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 0 of the status register is not reset. When this bit is set to 0, bit 0 of the status register is reset. Default value: 0



11.22 FSM_OUTS1 (4Ch)

FSM1 output register (R)

Table 220. FSM_OUTS1 register

P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V
----------	----------	----------	----------	----------	----------	-----	-----

Table 221. FSM_OUTS1 register description

N_V	FSM1 output: negative event detected on the vector. (0: event not detected; 1: event detected)
P_V	FSM1 output: positive event detected on the vector. (0: event not detected; 1: event detected)
	(0: event not detected; 1: event detected)
N_axis_3	FSM1 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
P_axis_3	FSM1 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
N_axis_2	FSM1 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
P_axis_2	FSM1 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
N_axis_1	FSM1 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
P_axis_1	FSM1 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.



11.23 FSM_OUTS2 (4Dh)

FSM2 output register (R)

Table 222. FSM_OUTS2 register

P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V
----------	----------	----------	----------	----------	----------	-----	-----

Table 223. FSM_OUTS2 register description

P_axis_1	FSM2 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
N_axis_1	FSM2 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
P_axis_2	FSM2 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
N_axis_2	FSM2 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
P_axis_3	FSM2 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
N_axis_3	FSM2 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
DV	FSM2 output: positive event detected on the vector.
P_V	(0: event not detected; 1: event detected)
	FSM2 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)



11.24 FSM_OUTS3 (4Eh)

FSM3 output register (R)

Table 224. FSM_OUTS3 register

P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V
----------	----------	----------	----------	----------	----------	-----	-----

Table 225. FSM_OUTS3 register description

P_axis_1	FSM3 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
N_axis_1	FSM3 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
P_axis_2	FSM3 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
N_axis_2	FSM3 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
P_axis_3	FSM3 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
N_axis_3	FSM3 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
	FSM3 output: positive event detected on the vector.
P_V	(0: event not detected; 1: event detected)
	FSM3 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)



11.25 FSM_OUTS4 (4Fh)

FSM4 output register (R)

Table 226. FSM_OUTS4 register

P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V
----------	----------	----------	----------	----------	----------	-----	-----

Table 227. FSM_OUTS4 register description

SM4 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to e Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
: event not detected; 1: event detected)
SM4 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to e Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
: event not detected; 1: event detected)
SM4 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and coelerometer.
: event not detected; 1: event detected)
SM4 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and coelerometer.
: event not detected; 1: event detected)
SM4 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to e X-axis if the accelerometer is used.
: event not detected; 1: event detected)
SM4 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to e X-axis if the accelerometer is used.
: event not detected; 1: event detected)
SM4 output: positive event detected on the vector.
: event not detected; 1: event detected)
SM4 output: negative event detected on the vector.
: event not detected; 1: event detected)



11.26 FSM_OUTS5 (50h)

FSM5 output register (R)

Table 228. FSM_OUTS5 register

P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V
----------	----------	----------	----------	----------	----------	-----	-----

Table 229. FSM_OUTS5 register description

N_V	(0: event not detected; 1: event detected)
	FSM5 output: negative event detected on the vector.
P_V	(0: event not detected; 1: event detected)
	FSM5 output: positive event detected on the vector.
	(0: event not detected; 1: event detected)
N_axis_3	FSM5 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
P_axis_3	FSM5 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
N_axis_2	FSM5 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
P_axis_2	FSM5 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
N_axis_1	FSM5 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
P_axis_1	FSM5 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.



11.27 FSM_OUTS6 (51h)

FSM6 output register (R)

Table 230. FSM_OUTS6 register

P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V
----------	----------	----------	----------	----------	----------	-----	-----

Table 231. FSM_OUTS6 register description

P_axis_1	FSM6 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
N_axis_1	FSM6 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
P_axis_2	FSM6 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
N_axis_2	FSM6 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
P_axis_3	FSM6 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
N_axis_3	FSM6 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
DV	FSM6 output: positive event detected on the vector.
P_V	(0: event not detected; 1: event detected)
	FSM6 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)



11.28 FSM_OUTS7 (52h)

FSM7 output register (R)

Table 232. FSM_OUTS7 register

				1	1		
P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V

Table 233. FSM_OUTS7 register description

P_axis_1	FSM7 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
N_axis_1	FSM7 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
P_axis_2	FSM7 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
N_axis_2	FSM7 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
P_axis_3	FSM7 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
N_axis_3	FSM7 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
	FSM7 output: positive event detected on the vector.
P_V	(0: event not detected; 1: event detected)
	FSM7 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)



11.29 FSM_OUTS8 (53h)

FSM8 output register (R)

Table 234. FSM_OUTS8 register

P_axis_1	N_axis_1	P_axis_2	N_axis_2	P_axis_3	N_axis_3	P_V	N_V
----------	----------	----------	----------	----------	----------	-----	-----

Table 235. FSM_OUTS8 register description

P_axis_1	FSM8 output: positive event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
N_axis_1	FSM8 output: negative event detected on axis 1. This axis corresponds to the X-axis if the gyrocope is used and to the Z-axis if the accelerometer is used. Results related to the vAFE are reported on axis 1.
	(0: event not detected; 1: event detected)
P_axis_2	FSM8 output: positive event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
N_axis_2	FSM8 output: negative event detected on axis 2. This axis corresponds to the Y-axis for both the gyrocope and accelerometer.
	(0: event not detected; 1: event detected)
P_axis_3	FSM8 output: positive event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
N_axis_3	FSM8 output: negative event detected on axis 3. This axis corresponds to the Z-axis if the gyrocope is used and to the X-axis if the accelerometer is used.
	(0: event not detected; 1: event detected)
P_V	FSM8 output: positive event detected on the vector.
	(0: event not detected; 1: event detected)
	FSM8 output: negative event detected on the vector.
N_V	(0: event not detected; 1: event detected)



11.30 SFLP_ODR (5Eh)

Sensor fusion low-power output data rate configuration register (R/W)

Table 236. SFLP_ODR register

0(1)	1 ⁽²⁾	SFLP_GAME _ODR_2	SFLP_GAME _ODR_1	SFLP_GAME _ODR_0	0(1)	1 ⁽²⁾	1 ⁽²⁾
------	------------------	---------------------	---------------------	---------------------	------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 237. SFLP_ODR register description

	ODR configuration of the SFLP game algorithm:
	(000: 15 Hz;
	001: 30 Hz;
SFLP_GAME_ODR_[2:0]	010: 60 Hz;
	011: 120 Hz (default);
	100: 240 Hz;
	101: 480 Hz)

11.31 FSM_ODR (5Fh)

Finite state machine output data rate configuration register (R/W)

Table 238. FSM_ODR register

0 ⁽¹⁾	1 ⁽²⁾	FSM_ODR_2	FSM_ODR_1	FSM_ODR_0	0 ⁽¹⁾	1 ⁽²⁾	1 ⁽²⁾
------------------	------------------	-----------	-----------	-----------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 239. FSM_ODR register description

	Finite state machine ODR configuration:
	(000: 15 Hz;
	001: 30 Hz (default);
ESM ODD [2:0]	010: 60 Hz;
FSM_ODR_[2:0]	011: 120 Hz;
	100: 240 Hz;
	101: 480 Hz;
	110: 960 Hz)


11.32 MLC_ODR (60h)

Machine learning core output data rate configuration register (R/W)

Table 240. MLC_ODR register

	0 ⁽¹⁾	MLC_ODR_2	MLC_ODR_1	MLC_ODR_0	0 ⁽¹⁾	1 ⁽²⁾	0 ⁽¹⁾	1 ⁽²⁾
--	------------------	-----------	-----------	-----------	------------------	------------------	-------------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 241. MLC_ODR register description

	Machine learning core ODR configuration:
	(000: 15 Hz;
	001: 30 Hz (default);
	010: 60 Hz;
MLC_ODR_[2:0]	011: 120 Hz;
	100: 240 Hz;
	101: 480 Hz;
	110: 960 Hz)

11.33 STEP_COUNTER_L (62h) and STEP_COUNTER_H (63h)

Step counter output register (R)

Table 242. STEP_COUNTER_L register

	STEP_7	STEP_6	STEP_5	STEP_4	STEP_3	STEP_2	STEP_1	STEP_0
--	--------	--------	--------	--------	--------	--------	--------	--------

Table 243. STEP_COUNTER_L register description

STEP_[7:0]	Step counter output (LSbyte)
------------	------------------------------

Table 244. STEP_COUNTER_H register

STEP_15	STEP_14	STEP_13	STEP_12	STEP_11	STEP_10	STEP_9	STEP_8

Table 245. STEP_COUNTER_H register description

STEP_[15:8]	Step counter output (MSbyte)



11.34 EMB_FUNC_SRC (64h)

Embedded function source register (R/W)

Table 246. EMB_FUNC_SRC register

PEDO_ RST_STEP 0 ⁽¹⁾	STEP_ DETECTED	STEP_COUNT _DELTA_IA	STEP_ OVERFLOW	STEPCOUNTER _BIT_SET	0(1)	0(1)
------------------------------------	-------------------	-------------------------	-------------------	-------------------------	------	------

1. This bit must be set to 0 for the correct operation of the device.

Reset pedometer step counter. Read/write bit. PEDO_RST_STEP (0: disabled; 1: enabled) Step detector event detection status. Read-only bit. STEP_DETECTED (0: step detection event not detected; 1: step detection event detected) Pedometer step recognition on delta time status. Read-only bit. STEP_COUNT_DELTA_IA (0: no step recognized during delta time; 1: at least one step recognized during delta time) Step counter overflow status. Read-only bit. STEP_OVERFLOW (0: step counter value < 2¹⁶; 1: step counter value reached 2¹⁶) This bit is equal to 1 when the step count is increased. If a timer period is programmed in PEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h) embedded advanced features STEPCOUNTER_BIT_SET (page 1) registers, this bit is kept at 0. Read-only bit.

Table 247. EMB_FUNC_SRC register description



11.35 EMB_FUNC_INIT_A (66h)

Embedded functions initialization register (R/W)

Table 248. EMB_FUNC_INIT_A register

MLC_BEFORE _FSM_INIT 0 ⁽¹⁾	SIG_MOT _INIT	TILT_INIT	STEP_DET _INIT	0 ⁽¹⁾	SFLP_GAME _INIT	0 ⁽¹⁾
--	------------------	-----------	-------------------	------------------	--------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 249. EMB_FUNC_INIT_A register description

MLC_BEFORE_FSM_INIT	Machine learning core initialization request (MLC executed before FSM). Default value: 0
SIG_MOT_INIT	Significant motion detection algorithm initialization request. Default value: 0
TILT_INIT	Tilt algorithm initialization request. Default value: 0
STEP_DET_INIT	Pedometer step counter/detector algorithm initialization request. Default value: 0
SFLP_GAME_INIT	SFLP game algorithm initialization request. Default value: 0

11.36 EMB_FUNC_INIT_B (67h)

Embedded functions initialization register (R/W)

Table 250. EMB_FUNC_INIT_B register

0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	MLC_INIT	FIFO_ COMPR_INIT	0(1)	0(1)	FSM_INIT
------------------	------------------	------------------	----------	---------------------	------	------	----------

1. This bit must be set to 0 for the correct operation of the device.

Table 251. EMB_FUNC_INIT_B register description

	MLC_INIT	Machine learning core initialization request (MLC executed after FSM). Default value: 0
FIFO_COMPR_INIT FIFO compression function initialization request. Default value: 0		FIFO compression function initialization request. Default value: 0
	FSM_INIT	FSM initialization request. Default value: 0



11.37 MLC1_SRC (70h)

Machine learning core source register (R)

Table 252. MLC1_SRC register

		MLC1_ SRC_7	MLC1_ SRC 6	MLC1_ SRC_5	MLC1_ SRC_4	MLC1_ SRC_3	MLC1_ SRC_2	MLC1_ SRC_1	MLC1_ SRC 0
--	--	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

Table 253. MLC1_SRC register description

|--|

11.38 MLC2_SRC (71h)

Machine learning core source register (R)

Table 254. MLC2_SRC register

MLC2_ SRC_7	MLC2_	MLC2_	MLC2_	MLC2_	MLCS2_	MLC2_	MLC2_
JRC_/	SKC_0	SRC_5	SRC_4	SRC_3	SRC_Z	SRC_1	SRC_U

Table 255. MLC2_SRC register description

MLC2_SRC_[7:0]	Output value of MLC2 decision tree

11.39 MLC3_SRC (72h)

Machine learning core source register (R)

Table 256. MLC3_SRC register

MLC3_ MLC3_	MLC3_ MLC3_	MLC3_ MLC3_	MLC3_	MLC3_
SRC_7 SRC_6	SRC_5 SRC_4	SRC_3 SRC_2	SRC_1	SRC_0

Table 257. MLC3_SRC register description

MLC3_SRC_[7:0]	Output value of MLC3 decision tree
----------------	------------------------------------

11.40 MLC4_SRC (73h)

Machine learning core source register (R)

Table 258. MLC4_SRC register

| MLC4_ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SRC_7 | SRC_6 | SRC_5 | SRC_4 | SRC_3 | SRC_2 | SRC_1 | SRC_0 |
| _ | _ | | | | | _ | _ |

Table 259. MLC4_SRC register description

	MLC4_SRC_[7:0]	Output value of MLC4 decision tree
--	----------------	------------------------------------



12 Embedded advanced features pages

The table given below provides a list of the registers for the embedded advanced features page 0. These registers are accessible when PAGE_SEL[3:0] are set to 0000 in PAGE_SEL (02h).

Name	Turno	Reg	ister address	Default	Comment
Name	Туре	Hex	Binary	Delault	Comment
SFLP_GAME_GBIASX_L	R/W	6E	01101110	0000000	
SFLP_GAME_GBIASX_H	R/W	6F	01101111	0000000	
SFLP_GAME_GBIASY_L	R/W	70	01110000	0000000	
SFLP_GAME_GBIASY_H	R/W	71	01110001	0000000	
SFLP_GAME_GBIASZ_L	R/W	72	01110010	0000000	
SFLP_GAME_GBIASZ_H	R/W	73	01110011	0000000	
FSM_BIO_SENSITIVITY_L	R/W	BA	10111010	00100100	
FSM_BIO_SENSITIVITY_H	R/W	BB	10111011	00010110	

Table 260. Register address map - embedded advanced features page 0

The following table provides a list of the registers for the embedded advanced features page 1. These registers are accessible when PAGE_SEL[3:0] are set to 0001 in PAGE_SEL (02h).

Name	Turno	Reg	ister address	Default	Comment
Name	Туре	Hex	Binary	Derault	Comment
FSM_LC_TIMEOUT_L	R/W	7A	01111010	0000000	
FSM_LC_TIMEOUT_H	R/W	7B	01111011	0000000	
FSM_PROGRAMS	R/W	7C	01111100	0000000	
FSM_START_ADD_L	R/W	7E	0111110	0000000	
FSM_START_ADD_H	R/W	7F	0111111	0000000	
PEDO_CMD_REG	R/W	83	10000011	0000000	
PEDO_DEB_STEPS_CONF	R/W	84	10000100	00001010	
PEDO_SC_DELTAT_L	R/W	D0	11010000	0000000	
PEDO_SC_DELTAT_H	R/W	D1	11010001	0000000	
MLC_BIO_SENSITIVITY_L	R/W	E8	11101000	0000000	
MLC_BIO_SENSITIVITY_H	R/W	E9	11101001	00111100	

Table 261. Register address map - embedded advanced features page 1

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.



Write procedure example: write value 06h in register at address 84h (PEDO_DEB_STEPS_CONF) in page 1

1.	Write bit EMB_FUNC_REG_ACCESS = 1 in FUNC_CFG_ACCESS (01h)	// Enable access to embedded functions registers
2.	Write bit PAGE_WRITE = 1 in PAGE_RW (17h) register	// Select write operation mode
3.	Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)	// Select page 1
4.	Write 84h in PAGE_ADDR register (08h)	// Set address
5.	Write 06h in PAGE_DATA register (09h)	// Set value to be written
6.	Write bit PAGE_WRITE = 0 in PAGE_RW (17h) register	// Write operation disabled
7.	Write bit EMB_FUNC_REG_ACCESS = 0 in FUNC_CFG_ACCESS (01h)	<pre>// Disable access to embedded functions registers</pre>
Re	ad procedure example: read value of register at address 84h (PED	OO_DEB_STEPS_CONF) in page 1
1.	Write bit EMB_FUNC_REG_ACCESS = 1 in FUNC_CFG_ACCESS (01h)	// Enable access to embedded functions registers
2	Write bit PAGE_READ = 1 in PAGE_RW (17h) register	// Select read operation mode

2.	Write bit PAGE_READ = 1 in PAGE_RW (1/h) register	// Select read operation mode
3.	Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)	// Select page 1
4.	Write 84h in PAGE_ADDR register (08h)	// Set address
5.	Read value of PAGE_DATA register (09h)	// Get register value
6.	Write bit PAGE_READ = 0 in PAGE_RW (17h) register	// Read operation disabled
7.	Write bit EMB_FUNC_REG_ACCESS = 0 in FUNC_CFG_ACCESS (01h)	// Disable access to embedded functions

registers

Note: Steps 1 and 2 of both procedures are intended to be performed at the beginning of the procedure. Steps 6 and 7 of both procedures are intended to be performed at the end of the procedure. If the procedure involves multiple operations, only steps 3, 4 and 5 must be repeated for each operation. If, in particular, the multiple operations involve consecutive registers, only step 5 can be performed.



13 Embedded advanced features register description

13.1 Page 0 - embedded advanced features registers

13.1.1 SFLP_GAME_GBIASX_L (6Eh) and SFLP_GAME_GBIASX_H (6Fh)

SFLP game algorithm X-axis gyroscope bias register (R/W)

Table 262. SFLP_GAME_GBIASX_L register

| GAME_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| GBIASX_7 | GBIASX_6 | GBIASX_5 | GBIASX_4 | GBIASX_3 | GBIASX_2 | GBIASX_1 | GBIASX_0 |

Table 263. SFLP_GAME_GBIASX_L register description

GAM	E_GBIASX_[7:0]	SFLP game algorithm X-axis gbias: temporary register for gbias setting procedure (LSbyte). Default value: 00000000
-----	----------------	--

Table 264. SFLP_GAME_GBIASX_H register

		GAME_ GBIASX_15	GAME_ GBIASX_14	GAME_ GBIASX_13	GAME_ GBIASX_12	GAME_ GBIASX_11	GAME_ GBIASX_10	GAME_ GBIASX_9	GAME_ GBIASX_8
--	--	--------------------	--------------------	--------------------	--------------------	--------------------	--------------------	-------------------	-------------------

Table 265. SFLP_GAME_GBIASX_H register description

GAME_GBIASX_[15:8]	SFLP game algorithm X-axis gbias: temporary register for gbias setting procedure (MSbyte). Default value: 00000000
--------------------	---

13.1.2 SFLP_GAME_GBIASY_L (70h) and SFLP_GAME_GBIASY_H (71h)

SFLP game algorithm Y-axis gyroscope bias register (R/W)

Table 266. SFLP_GAME_GBIASY_L register

| GAME_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| GBIASY_7 | GBIASY_6 | GBIASY_5 | GBIASY_4 | GBIASY_3 | GBIASY_2 | GBIASY_1 | GBIASY_0 |

Table 267. SFLP_GAME_GBIASY_L register description

GAME_GBIASY_[7:0]

Table 268. SFLP_GAME_GBIASY_H register

GAME_ GAME_ GAME_	GAME_ GAME_	GAME_ GAM	
GBIASY_15 GBIASY_14 GBIASY_	3 GBIASY_12 GBIASY_11	GBIASY_10 GBIAS	

Table 269. SFLP_GAME_GBIASY_H register description

GAME_GBIASY_[15:8]	SFLP game algorithm Y-axis gbias: temporary register for gbias setting procedure (MSbyte). Default value: 00000000
--------------------	--



13.1.3 SFLP_GAME_GBIASZ_L (72h) and SFLP_GAME_GBIASZ_H (73h)

SFLP game algorithm Z-axis gyroscope bias register (R/W)

Table 270. SFLP_GAME_GBIASZ_L register

| GAME_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| GBIASZ_7 | GBIASZ_6 | GBIASZ_5 | GBIASZ_4 | GBIASZ_3 | GBIASZ_2 | GBIASZ_1 | GBIASZ_0 |

Table 271. SFLP_GAME_GBIASZ_L register description

GAME_GBIASZ_[7:0] SFLP game algorithm Z-axis gbias: temporary register for gbias setting procedure (LSby Default value: 00000000	yte).	
--	-------	--

Table 272. SFLP_GAME_GBIASZ_H register

GAME_	GAME_	GAME_	GAME_	GAME_	GAME_	GAME_	GAME_]
GBIASZ_15	GBIASZ_14	GBIASZ_13	GBIASZ_12	GBIASZ_11	GBIASZ_10	GBIASZ_9	GBIASZ_8	

Table 273. SFLP_GAME_GBIASZ_H register description

GAME_GBIASZ_[15:8] SFLP game algorithm Z-axis gbias: temporary register for gbias setting procedure (MSbyte). Default value: 00000000

13.1.4 FSM_BIO_SENSITIVITY_L (BAh) and FSM_BIO_SENSITIVITY_L (BBh)

vAFE sensitivity value register for the finite state machine (R/W)

This register corresponds to the conversion value of the vAFE. The register value is expressed as half-precision floating-point format: SEEEEFFFFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits). The default value of FSM_BIO_S_[15:0] bits is 0x1624.

Table 274. FSM_BIO_SENSITIVITY_L register

| FSM_BIO_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| S_7 | S_6 | S_5 | S_4 | S_3 | S_2 | S_1 | S_0 |

Table 275. FSM_BIO_SENSITIVITY_L register description

FSM_BIO_S_[7:0]	vAFE sensitivity (LSbyte). Default value: 00100100
-----------------	--

Table 276. FSM_BIO_SENSITIVITY_H register

| FSM_BIO_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| S_15 | S_14 | S_13 | S_12 | S_11 | S_10 | S_9 | S_8 |

Table 277. FSM_BIO_SENSITIVITY_H register description

FSM_BIO_S_[15:8]	vAFE sensitivity (MSbyte). Default value: 00010110	
------------------	--	--



13.2 Page1 - embedded advanced features registers

13.2.1 FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)

FSM long counter timeout register (R/W)

The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.

Table 278. FSM_LC_TIMEOUT_L register

Table 279. FSM_LC_TIMEOUT_L register description

FSM_LC_TIMEOUT[7:0] FSM long counter timeout value (LSbyte). Default value: 00000000	FSM_LC_TIMEOUT[7:0]
--	---------------------

Table 280. FSM_LC_TIMEOUT_H register

FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_	FSM_LC_
TIMEOUT15	TIMEOUT14	TIMEOUT13	TIMEOUT12	TIMEOUT11	TIMEOUT10	TIMEOUT9	TIMEOUT8

Table 281. FSM_LC_TIMEOUT_H register description

FSM_LC_TIMEOUT[15:8]	FSM long counter timeout value (MSbyte). Default value: 00000000
----------------------	--

13.2.2 FSM_PROGRAMS (7Ch)

FSM number of programs register (R/W)

Table 282. FSM_PROGRAMS register

FSM_N_FSM_N_FSM_N_FSM_N_FSM_N_PROG7PROG6PROG5PROG4PROG3PROG3	
--	--

Table 283. FSM_PROGRAMS register description

FSM N PROG[7:0]	Number of FSM programs; must be less than or equal to 8.
	Default value: 00000000



13.2.3 FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)

FSM start address register (R/W). First available address is 0x35C.

Table 284. FSM_START_ADD_L register

| FSM_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| START7 | START6 | START5 | START4 | START3 | START2 | START1 | START0 |

Table 285. FSM_START_ADD_L register description

FSM_START[7:0]	FSM start address value (LSbyte). Default value: 00000000
----------------	---

Table 286. FSM_START_ADD_H register

FSM_	FSM_	FSM_	FSM_	FSM_	FSM_	FSM_	FSM_
START15	START14	START13	START12	START11	START10	START9	START8

Table 287. FSM_START_ADD_H register description

FSM_START[15:8]	FSM start address value (MSbyte). Default value: 00000000
-----------------	---

13.2.4 PEDO_CMD_REG (83h)

Pedometer configuration register (R/W)

Table 288. PEDO_CMD_REG register

0 ⁽¹⁾	O ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	CARRY_ COUNT_EN	FP_ REJECTION_EN	0 ⁽¹⁾	0 ⁽¹⁾
------------------	------------------	------------------	------------------	--------------------	---------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 289. PEDO_CMD_REG register description

CARRY_COUNT_EN	Set when user wants to generate interrupt only on count overflow event
FP_REJECTION_EN ⁽¹⁾	Enables the false-positive rejection feature

1. This bit is active when the MLC_EN bit of EMB_FUNC_EN_B (05h) or the MLC_BEFORE_FSM_EN bit in the EMB_FUNC_EN_A (04h) register is set to 1.



13.2.5 PEDO_DEB_STEPS_CONF (84h)

Pedometer debounce configuration register (R/W)

Table 290. PEDO_DEB_STEPS_CONF register

DEB_DEB_DEB_DEB_DEB_DEB_STEP7STEP6STEP5STEP4STEP3STEP2STEP
--

Table 291. PEDO_DEB_STEPS_CONF register description

DEB_STEP[7:0]	Debounce threshold. Minimum number of steps to increment the step counter (debounce). Default value: 00001010
---------------	---

13.2.6 PEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h)

Time period register for step detection on delta time (R/W)

Table 292. PEDO_SC_DELTAT_L register

	PD_SC_7	PD_SC_6	PD_SC_5	PD_SC_4	PD_SC_3	PD_SC_2	PD_SC_1	PD_SC_0
--	---------	---------	---------	---------	---------	---------	---------	---------

Table 293. PEDO_SC_DELTAT_H register

PD_SC_15	PD_SC_14	PD_SC_13	PD_SC_12	PD_SC_11	PD_SC_10	PD_SC_9	PD_SC_8

Table 294. PEDO_SC_DELTAT_H/L register description

PD_SC_[15:0] Time period value (1LSB = 6.4 ms)	PD_SC_[15:0]
--	--------------



13.2.7 MLC_BIO_SENSITIVITY_L (E8h) and MLC_BIO_SENSITIVITY_H (E9h)

vAFE sensitivity value register for the machine learning core (R/W)

Table 295. MLC_BIO_SENSITIVITY_L register

		MLC_ BIO_S_7	MLC_ BIO_S_6	MLC_ BIO S 5	MLC_ BIO_S_4	MLC_ BIO_S_3	MLC_ BIO_S_2	MLC_ BIO_S_1	MLC_ BIO_S_0
--	--	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Table 296. MLC_BIO_SENSITIVITY_L register description

MLC_BIO_S_[7:0]

Table 297. MLC_BIO_SENSITIVITY_H register

MLC_	MLC_	MLC_	MLC_	MLC_	MLC_	MLC_	MLC_
BIO_S_15	BIO_S_14	BIO_S_13	BIO_S_12	BIO_S_11	BIO_S_10	BIO_S_9	BIO_S_8

Table 298. MLC_BIO_SENSITIVITY_H register description

MLC BIO S [15:8]	vAFE sensitivity (MSbyte). Default value: 00111100



14 Soldering information

The LGA package is compliant with the ECOPACK and RoHS standard.

It is qualified for soldering heat resistance according to JEDEC J-STD-020.

For land pattern and soldering recommendations, consult technical note TN0018 available on www.st.com.



15 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

15.1 LGA-14L package information



Figure 25. LGA-14L 2.5 x 3.0 x 0.74 mm package outline and mechanical data



Dimensions are in millimeter unless otherwise specified General tolerance is +/-0.1mm unless otherwise specified

OUTER DIMENSIONS

ITEM	DIMENSION [mm]	TOLERANCE [mm]
Length [L]	2.50	±0.05
Width [W]	3.00	±0.05
Height [H]	0.74	MAX

DM00747677_4

15.2 LGA-14 packing information



Figure 26. Carrier tape information for LGA-14 package







Figure 28. Reel information for carrier tape of LGA-14 package

Table 299. Reel dimensions for carrier tape of LGA-14 package

Reel dimer	nsions (mm)
A (max)	330
B (min)	1.5
С	13 ±0.25
D (min)	20.2
N (min)	60
G	12.4 +2/-0
T (max)	18.4

Revision history

Table 300. Document revision history

Date	Revision	Changes
28-Mar-2024	1	Initial release



Contents

1	Ove	rview		2
2	Pin	descrip	otion	3
3	Fund	ctionali	ity	5
	3.1	Opera	ating modes	5
	3.2	Bioser	nsor functionality	5
	3.3	Accele	erometer power modes	6
	3.4	Accele	erometer dual-channel mode	7
	3.5	Gyros	cope power modes	8
	3.6	Analog	g hub functionality	8
	3.7	Block	diagram of filters	8
		3.7.1	Block diagrams of the accelerometer filters	9
		3.7.2	Block diagrams of the gyroscope filters	10
	3.8	FIFO .		11
		3.8.1	Bypass mode	11
		3.8.2	FIFO mode	12
		3.8.3	Continuous mode	
		3.8.4	Continuous-to-FIFO mode.	12
		3.8.5	ContinuousWTM-to-full mode	12
		3.8.6	Bypass-to-continuous mode	13
		3.8.7	Bypass-to-FIFO mode	13
		3.8.8	FIFO reading procedure	13
4	Mod	ule spe	ecifications	14
	4.1	Electri	ical characteristics	14
	4.2	Mecha	anical characteristics	15
	4.3	Tempe	erature sensor characteristics	17
	4.4	Comm	nunication interface characteristics	18
		4.4.1	SPI - serial peripheral interface	18
		4.4.2	I ² C - inter-IC control interface	20
	4.5	Absolu	ute maximum ratings	
	4.6	Termir	nology	22
		4.6.1	Sensitivity	22
		4.6.2	Zero- <i>g</i> and zero-rate level	22
5	Digi	tal inter	rfaces	
	5.1	I ² C/SP	Pl interface	23
		5.1.1	I ² C serial interface	23

57

ST1VAFE6AX Contents

		5.1.2	I ² C operation	. 24
		5.1.3	SPI bus interface.	. 26
	5.2	MIPI 130	C [®] interface	. 29
		5.2.1	MIPI I3C [®] target interface	. 29
		5.2.2	MIPI I3C [®] CCC supported commands	. 29
		5.2.3	Overview of antispike filter management.	. 30
6	Appli	cation h	nints	.31
	6.1	ST1VAF	E6AX electrical connections	. 31
	6.2	ST1VAF	E6AX electrical connections with vAFE	. 32
	6.3	ST1VAF	E6AX electrical connections for the vAFE	. 33
	6.4	ST1VAF	E6AX internal pin status	. 33
7	Embe	edded lo	ow-power features	.34
	7.1	Pedome	eter functions: step detector and step counters	. 34
	7.2	Pedome	eter algorithm	. 35
	7.3	Tilt dete	ction	. 35
	7.4	Significa	ant motion detection	. 35
	7.5	Finite st	ate machine	. 36
	7.6	Machine	e learning core	. 37
	7.7	Adaptive	e self-configuration (ASC)	. 37
	7.8	Sensor	fusion low power	. 38
8	Regis	ster map	oping	.39
9	Regis	ster des	cription	.42
	9.1	FUNC_	CFG_ACCESS (01h)	. 42
	9.2	PIN_CT	RL (02h)	. 42
	9.3	IF_CFG	6 (03h)	. 43
	9.4	FIFO_C	TRL1 (07h)	. 44
	9.5	FIFO_C	TRL2 (08h)	. 44
	9.6	FIFO_C	TRL3 (09h)	. 45
	9.7	FIFO_C	TRL4 (0Ah)	. 46
	9.8	COUNT	ER_BDR_REG1 (0Bh)	. 47
	9.9		ER_BDR_REG2 (0Ch)	
	9.10	INT1_C	TRL (0Dh)	. 48
	9.11	INT2_C	TRL (0Eh)	. 49
	9.12	WHO_A	M_I (0Fh)	. 49
	9.13	CTRL1	(10h)	. 50
	9.14	CTRL2	(11h)	. 51



9.15	CTRL3 (12h)
9.16	CTRL4 (13h)
9.17	CTRL5 (14h)
9.18	CTRL6 (15h)
9.19	CTRL7 (16h)
9.20	CTRL8 (17h)
9.21	CTRL9 (18h)
9.22	CTRL10 (19h)
9.23	CTRL_STATUS (1Ah)
9.24	FIFO_STATUS1 (1Bh)60
9.25	FIFO_STATUS2 (1Ch)60
9.26	ALL_INT_SRC (1Dh)61
9.27	STATUS_REG (1Eh)
9.28	OUT_TEMP_L (20h), OUT_TEMP_H (21h)
9.29	OUTX_L_G (22h) and OUTX_H_G (23h)63
9.30	OUTY_L_G (24h) and OUTY_H_G (25h)64
9.31	OUTZ_L_G (26h) and OUTZ_H_G (27h)64
9.32	OUTZ_L_A (28h) and OUTZ_H_A (29h)65
9.33	OUTY_L_A (2Ah) and OUTY_H_A (2Bh)65
9.34	OUTX_L_A (2Ch) and OUTX_H_A (2Dh)65
9.35	UI_OUTZ_L_A_DualC (34h) and UI_OUTZ_H_A_DualC (35h)66
9.36	UI_OUTY_L_A_DualC (36h) and UI_OUTY_H_A_DualC (37h)66
9.37	UI_OUTX_L_A_DualC (38h) and UI_OUTX_H_A_DualC (39h)66
9.38	AH_BIO_OUT_L (3Ah) and AH_BIO_OUT_H (3Bh)67
9.39	TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h) 67
9.40	WAKE_UP_SRC (45h)
9.41	TAP_SRC (46h)
9.42	D6D_SRC (47h)
9.43	EMB_FUNC_STATUS_MAINPAGE (49h)71
9.44	FSM_STATUS_MAINPAGE (4Ah)71
9.45	MLC_STATUS_MAINPAGE (4Bh)72
9.46	INTERNAL_FREQ_FINE (4Fh)72
9.47	FUNCTIONS_ENABLE (50h)73
9.48	INACTIVITY_DUR (54h)
9.49	INACTIVITY_THS (55h)
9.50	TAP_CFG0 (56h)



ST1VAFE6AX Contents

	9.51	TAP_CFG1 (57h)	76
	9.52	TAP_CFG2 (58h)	76
	9.53	TAP_THS_6D (59h)	77
	9.54	TAP_DUR (5Ah)	78
	9.55	WAKE_UP_THS (5Bh)	78
	9.56	WAKE_UP_DUR (5Ch)	79
	9.57	FREE_FALL (5Dh)	79
	9.58	MD1_CFG (5Eh)	80
	9.59	MD2_CFG (5Fh)	81
	9.60	EMB_FUNC_CFG (63h)	82
	9.61	Z_OFS_USR (73h)	83
	9.62	Y_OFS_USR (74h)	83
	9.63	X_OFS_USR (75h)	83
	9.64	FIFO_DATA_OUT_TAG (78h)	84
	9.65	FIFO_DATA_OUT_BYTE_0 (79h) and FIFO_DATA_OUT_BYTE_1 (7Ah)	85
	9.66	FIFO_DATA_OUT_BYTE_2 (7Bh) and FIFO_DATA_OUT_BYTE_3 (7Ch)	85
	9.67	FIFO_DATA_OUT_BYTE_4 (7Dh) and FIFO_DATA_OUT_BYTE_5 (7Eh)	85
10	Embe	edded functions register mapping	86
11	Embe	edded functions register description	88
11	Embe 11.1	edded functions register description PAGE_SEL (02h)	
11			88
11	11.1	PAGE_SEL (02h)	88 88
11	11.1 11.2	PAGE_SEL (02h)	88 88 89
11	11.1 11.2 11.3	PAGE_SEL (02h)	88 88 89 89
11	11.1 11.2 11.3 11.4	PAGE_SEL (02h)	88 88 89 89 90
11	11.1 11.2 11.3 11.4 11.5	PAGE_SEL (02h) EMB_FUNC_EN_A (04h). EMB_FUNC_EN_B (05h). EMB_FUNC_EXEC_STATUS (07h) PAGE_ADDRESS (08h).	88 88 89 89 90 90
11	11.1 11.2 11.3 11.4 11.5 11.6	PAGE_SEL (02h) . EMB_FUNC_EN_A (04h). EMB_FUNC_EN_B (05h). EMB_FUNC_EXEC_STATUS (07h) . PAGE_ADDRESS (08h). PAGE_VALUE (09h) .	88 88 89 90 90 90
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7	PAGE_SEL (02h) EMB_FUNC_EN_A (04h). EMB_FUNC_EN_B (05h). EMB_FUNC_EXEC_STATUS (07h). PAGE_ADDRESS (08h). PAGE_VALUE (09h). EMB_FUNC_INT1 (0Ah).	88 89 90 90 90 91
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8	PAGE_SEL (02h) EMB_FUNC_EN_A (04h). EMB_FUNC_EN_B (05h). EMB_FUNC_EXEC_STATUS (07h). PAGE_ADDRESS (08h). PAGE_VALUE (09h). EMB_FUNC_INT1 (0Ah). FSM_INT1 (0Bh). MLC_INT1 (0Dh).	88 89 90 90 90 91 92
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10	PAGE_SEL (02h) EMB_FUNC_EN_A (04h). EMB_FUNC_EN_B (05h). EMB_FUNC_EXEC_STATUS (07h). PAGE_ADDRESS (08h). PAGE_VALUE (09h). EMB_FUNC_INT1 (0Ah). FSM_INT1 (0Bh). MLC_INT1 (0Dh).	88 89 90 90 90 91 92 92
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10 11.11	PAGE_SEL (02h)	88 89 90 90 90 91 92 92 93
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10 11.11 11.12	PAGE_SEL (02h) EMB_FUNC_EN_A (04h) EMB_FUNC_EN_B (05h) EMB_FUNC_EXEC_STATUS (07h) PAGE_ADDRESS (08h) PAGE_VALUE (09h) EMB_FUNC_INT1 (0Ah) FSM_INT1 (0Bh) MLC_INT1 (0Dh) EMB_FUNC_INT2 (0Eh)	88 89 90 90 90 91 92 92 92 93 94
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10 11.11 11.12 11.13 11.14	PAGE_SEL (02h) EMB_FUNC_EN_A (04h). EMB_FUNC_EN_B (05h). EMB_FUNC_EXEC_STATUS (07h) PAGE_ADDRESS (08h). PAGE_VALUE (09h) EMB_FUNC_INT1 (0Ah) FSM_INT1 (0Bh). MLC_INT1 (0Dh). EMB_FUNC_OFh). FSM_INT2 (0Fh). FSM_INT2 (0Fh). FMB_FUNC_STATUS (12h) FSM_STATUS (13h).	88 89 90 90 90 91 91 92 92 93 94 94 95
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10 11.11 11.12 11.13 11.14	PAGE_SEL (02h)	88 89 90 90 90 91 91 92 92 93 94 94 95
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10 11.11 11.12 11.13 11.14 11.15 11.16	PAGE_SEL (02h) EMB_FUNC_EN_A (04h). EMB_FUNC_EN_B (05h). EMB_FUNC_EXEC_STATUS (07h). PAGE_ADDRESS (08h). PAGE_VALUE (09h). EMB_FUNC_INT1 (0Ah) FSM_INT1 (0Bh). MLC_INT1 (0Dh). EMB_FUNC_INT2 (0Eh) FSM_INT2 (0Fh). MLC_INT2 (11h). EMB_FUNC_STATUS (12h). FSM_STATUS (13h). MLC_STATUS (15h). PAGE_RW (17h).	88 89 90 90 90 91 92 92 92 93 94 94 95 95 96
11	11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10 11.11 11.12 11.13 11.14 11.15 11.16	PAGE_SEL (02h) EMB_FUNC_EN_A (04h) EMB_FUNC_EN_B (05h) EMB_FUNC_EXEC_STATUS (07h) PAGE_ADDRESS (08h) PAGE_VALUE (09h) EMB_FUNC_INT1 (0Ah) FSM_INT1 (0Bh) MLC_INT1 (0Dh) EMB_FUNC_INT2 (0Eh) FSM_INT2 (0Fh) MLC_INT2 (11h) EMB_FUNC_STATUS (12h) FSM_STATUS (13h) MLC_STATUS (15h)	88 89 90 90 90 91 92 92 92 93 94 94 95 95 96



	11.18	EMB_F	UNC_FIFO_EN_B (45h)	
	11.19	FSM_E	NABLE (46h)	
	11.20	FSM_L	ONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)	
	11.21	INT_AC	CK_MASK (4Bh)	
	11.22	FSM_C	DUTS1 (4Ch)	
	11.23	FSM_C	DUTS2 (4Dh)	
	11.24	FSM_C	DUTS3 (4Eh)	
	11.25	FSM_C	DUTS4 (4Fh)	
	11.26	FSM_C	DUTS5 (50h)	
	11.27	FSM_C	DUTS6 (51h)	105
	11.28	FSM_C	DUTS7 (52h)	
	11.29	FSM_C	DUTS8 (53h)	
	11.30	SFLP_	ODR (5Eh)	
	11.31	FSM_C	DDR (5Fh)	
	11.32	MLC_C	DDR (60h)	
	11.33	STEP_	COUNTER_L (62h) and STEP_COUNTER_H (63h)	
	11.34	EMB_F	UNC_SRC (64h)	
	11.35	EMB_F	UNC_INIT_A (66h)	
	11.36	EMB_F	UNC_INIT_B (67h)	
	11.37	MLC1_	SRC (70h)	
	11.38	MLC2_	SRC (71h)	
	11.39	MLC3_	SRC (72h)	
	11.40	MLC4_	SRC (73h)	
12	Embe	edded a	advanced features pages	113
13	Embe	edded a	advanced features register description	115
	13.1	Page 0	- embedded advanced features registers	
		13.1.1	SFLP_GAME_GBIASX_L (6Eh) and SFLP_GAME_GBIASX_H (6Fh)	
		13.1.2	SFLP_GAME_GBIASY_L (70h) and SFLP_GAME_GBIASY_H (71h)	
		13.1.3	SFLP_GAME_GBIASZ_L (72h) and SFLP_GAME_GBIASZ_H (73h)	
		13.1.4	FSM_BIO_SENSITIVITY_L (BAh) and FSM_BIO_SENSITIVITY_L (BBh) .	
	13.2	Page1	- embedded advanced features registers	
		13.2.1	FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)	
		13.2.2	FSM_PROGRAMS (7Ch)	
		13.2.3	FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)	
		13.2.4	PEDO_CMD_REG (83h)	
		13.2.5	PEDO_DEB_STEPS_CONF (84h)	



		13.2.6	PEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h) 1	19
		13.2.7	MLC_BIO_SENSITIVITY_L (E8h) and MLC_BIO_SENSITIVITY_H (E9h) 1	20
14	Sold	ering inf	formation12	21
15	Pack	age info	prmation	22
	15.1	LGA-14	L package information	22
	15.2	LGA-14	packing information1	23
Rev	ision ł	history .		25
List	of tab	les		32
List	of fig	ures		38



List of tables

Table 1.	Pin description	
Table 2.	Analog hub / vAFE channel ODR and bandwidth configuration	
Table 3.	Gyroscope LPF2 bandwidth selection.	
Table 4.	Electrical parameters of vAFE (@VDD = 1.8 V, T = 25°C)	
Table 5.	Electrical characteristics	
Table 6.	Mechanical characteristics	
Table 7.	Temperature sensor characteristics	
Table 8.	SPI target timing values	
Table 9.	I ² C target timing values.	
Table 10.	Absolute maximum ratings	
Table 11.	Serial interface pin description	
Table 12.	I ² C terminology	
Table 13.	TAD+read/write patterns	
Table 14.	Transfer when controller is writing one byte to target.	
Table 15.	Transfer when controller is writing multiple bytes to target	
Table 16.	Transfer when controller is receiving (reading) one byte of data from target	
Table 17.	Transfer when controller is receiving (reading) multiple bytes of data from target	
Table 18.	MIPI I3C [®] CCC commands	
Table 19.	Internal pin status	
Table 20.	Sensor fusion performance	
Table 21.	Registers address map	
Table 22.	FUNC_CFG_ACCESS register	
Table 23.	FUNC_CFG_ACCESS register description 4	
Table 24.	PIN_CTRL register	
Table 25.	PIN_CTRL register description	
Table 26.	IF_CFG register	
Table 27.	IF_CFG register description	
Table 28.	FIFO_CTRL1 register	14
Table 29.	FIFO_CTRL1 register description	14
Table 30.	FIFO_CTRL2 register	
Table 31.	FIFO_CTRL2 register description	
Table 32.	FIFO_CTRL3 register	
Table 33.	FIFO_CTRL3 register description	
Table 34.	FIFO_CTRL4 register	
Table 35.	FIFO_CTRL4 register description	
Table 36.	COUNTER_BDR_REG1 register	
Table 37.	COUNTER_BDR_REG1 register description	
Table 38.	COUNTER_BDR_REG2 register	
Table 39.	COUNTER_BDR_REG2 register description	
Table 40.	INT1_CTRL register	
Table 41.	INT1_CTRL register description	
Table 42.	INT2_CTRL register	
Table 43.	INT2_CTRL register description	
Table 44.	WhoAml register	
Table 45.	CTRL1 register	
Table 46.	CTRL1 register description	
Table 47.	Accelerometer ODR selection	
Table 48.	CTRL2 register	
Table 49.	CTRL2 register description	51
Table 50.	Gyroscope ODR selection.	51
Table 51.	CTRL3 register	
Table 52.	CTRL3 register description	
Table 53.	CTRL4 register	53

57

Table 54.	CTRL4 register description	
Table 55.	CTRL5 register	
Table 56.	CTRL5 register description	
Table 57.	CTRL6 register	
Table 58.	CTRL6 register description	
Table 59.	Gyroscope LPF1 + LPF2 bandwidth selection	
Table 60.	CTRL7 register	
Table 61.	CTRL7 register description	
Table 62.	CTRL8 register	
Table 63.	CTRL8 register description	
Table 64.	Accelerometer bandwidth configurations	
Table 65.	CTRL9 register	
Table 66.	CTRL9 register description	
Table 67.	CTRL10 register	
Table 68.	CTRL10 register description	
Table 69.	CTRL_STATUS register	9
Table 70.	CTRL_STATUS register description	9
	FIFO_STATUS1 register	
Table 72.	FIFO_STATUS1 register description	0
Table 73.	FIFO_STATUS2 register	0
Table 74.	FIFO_STATUS2 register description	0
Table 75.	ALL_INT_SRC register	1
Table 76.	ALL_INT_SRC register description	1
Table 77.	STATUS_REG register	2
Table 78.	STATUS_REG register description	2
Table 79.	OUT_TEMP_L register	3
Table 80.	OUT_TEMP_H register	3
Table 81.	OUT_TEMP register description	3
Table 82.	OUTX_L_G register	
Table 83.	OUTX_H_G register	3
Table 84.	OUTX_G register description	
Table 85.	OUTY_L_G register	4
Table 86.	OUTY_H_G register	
Table 87.	OUTY_G register description	
Table 88.	OUTZ_L_G register	
Table 89.	OUTZ_H_G register	
Table 90.	OUTZ_H_G register description	4
Table 91.	OUTZ_L_A register	
Table 92.	OUTZ_H_A register	5
Table 93.	OUTZ_A register description	5
Table 94.	OUTY_L_A register	
Table 95.	OUTY_H_A register	5
Table 96.	OUTY_A register description	5
Table 97.	OUTX_L_A register	
Table 98.	OUTX H A register	5
Table 99.	OUTX_A register description	5
Table 100.	UI_OUTZ_L_A_DualC register	6
Table 101.	UI_OUTZ_H_A_DualC register	6
	UI_OUTZ_A_DualC register description	
	UI_OUTY_L_A_DualC register	
	UI_OUTY_H_A_DualC register	
	UI_OUTY_A_DualC register description	
	UI_OUTX_L_A_DualC register	
	UI_OUTX_H_A_DualC register	
	UI_OUTX_A_DualC register description	



	AH_BIO_OUT_L register	
	AH_BIO_OUT_H register	
	AH_BIO_OUT register description	
	TIMESTAMP output registers	
	TIMESTAMP output register description	
	WAKE_UP_SRC register	
	WAKE_UP_SRC register description	
	TAP_SRC register	
	TAP_SRC register description	
	D6D_SRC register	
	D6D_SRC register description	
	EMB_FUNC_STATUS_MAINPAGE register	
	EMB_FUNC_STATUS_MAINPAGE register description	
	FSM_STATUS_MAINPAGE register	
	FSM_STATUS_MAINPAGE register description	
	MLC_STATUS _MAINPAGE register	
	MLC_STATUS_MAINPAGE register description	
	INTERNAL_FREQ_FINE register.	
	INTERNAL_FREQ_FINE register description.	
	ODRcoeff values	
	FUNCTIONS_ENABLE register	
	FUNCTIONS_ENABLE register description	
	INACTIVITY_DUR register	
	INACTIVITY_DUR register description	
	INACTIVITY_THS register	
	INACTIVITY_THS register description	
	TAP_CFG0 register	
	TAP_CFG0 register description	
	TAP_CFG1 register	
	TAP_CFG1 register description	
	TAP priority decoding	
	TAP_CFG2 register	
	TAP_CFG2 register description	
	TAP_THS_6D register	
	TAP_THS_6D register description	
	Threshold for D6D function	
	TAP_DUR register	
	TAP_DUR register description	
	WAKE_UP_THS register.	
	WAKE_UP_THS register description	
	WAKE_UP_DUR register	
	WAKE_UP_DUR register description	
	FREE_FALL register	
	FREE_FALL register description 7 There hald for fine 7	
	Threshold for free-fall function	
	MD1_CFG register.	
	MD1_CFG register description.	
	MD2_CFG register.	
	MD2_CFG register description.	
	EMB_FUNC_CFG register	
	EMB_FUNC_CFG register description	
	Z_OFS_USR register	
	Y_OFS_USR register	
103.	Y_OFS_USR register description	SS



Table 164.	X_OFS_USR register	33
Table 165.	X_OFS_USR register description	33
Table 166.	FIFO_DATA_OUT_TAG register	34
Table 167.	FIFO_DATA_OUT_TAG register description	34
Table 168.	FIFO tag	34
Table 169.	FIFO_DATA_OUT_BYTE_1 and FIFO_DATA_OUT_BYTE_0 registers	35
	FIFO_DATA_OUT_BYTE_1 and FIFO_DATA_OUT_BYTE_0 register description.	
	FIFO_DATA_OUT_BYTE_3 and FIFO_DATA_OUT_BYTE_2 registers	
	FIFO_DATA_OUT_BYTE_3 and FIFO_DATA_OUT_BYTE_2 register description.	
	FIFO_DATA_OUT_BYTE_5 and FIFO_DATA_OUT_BYTE_4 registers	
	FIFO_DATA_OUT_BYTE_5 and FIFO_DATA_OUT_BYTE_4 register description	
	Register address map - embedded functions	
	PAGE_SEL register	
	PAGE_SEL register description	
	EMB_FUNC_EN_A register	
	EMB_FUNC_EN_A register description	
	EMB_FUNC_EN_B register	
	EMB_FUNC_EN_B register description	
	EMB_FUNC_EXEC_STATUS register	
	EMB_FUNC_EXEC_STATUS register description	
	PAGE_ADDRESS register	
	PAGE_ADDRESS register description	
	PAGE_VALUE register	
	PAGE_VALUE register description	
	EMB_FUNC_INT1 register	
	EMB_FUNC_INT1 register description	
	FSM_INT1 register.	
	FSM_INT1 register description	
	MLC_INT1 register.	
	MLC_INT1 register description	
	EMB_FUNC_INT2 register	
	EMB_FUNC_INT2 register description	
	FSM_INT2 register	
	FSM_INT2 register description	
	MLC_INT2 register	
	MLC_INT2 register description	
	EMB_FUNC_STATUS register	
Table 201.	EMB_FUNC_STATUS register description	94
Table 202.	FSM_STATUS register	95
Table 203.	FSM_STATUS register description	95
	MLC_STATUS register	
Table 205.	MLC_STATUS register description	95
Table 206.	PAGE_RW register	96
Table 207.	PAGE_RW register description	96
	EMB_FUNC_FIFO_EN_A register	
	EMB_FUNC_FIFO_EN_A register description	
	EMB_FUNC_FIFO_EN_B register	
	EMB_FUNC_FIFO_EN_B register description	
	FSM_ENABLE register	
	FSM ENABLE register description.	
	FSM_LONG_COUNTER_L register	
	FSM LONG COUNTER L register description	
	FSM_LONG_COUNTER_H register	
	FSM LONG COUNTER H register description	
	INT_ACK_MASK register	
		~ ~



	INT_ACK_MASK register description
	FSM_OUTS1 register
	FSM_OUTS1 register description
	FSM_OUTS2 register
	FSM_OUTS2 register description
	FSM_OUTS3 register
	FSM_OUTS3 register description.
	FSM_OUTS4 register. 103
	FSM_OUTS4 register description
	FSM_OUTS5 register
	FSM_OUTS5 register description
	FSM_OUTS6 register 105 FSM_OUTS6 register description 105
	FSM_OUTS7 register
	FSM_OUTS7 register description
	FSM_OUTS8 register
	FSM_OUTS8 register description.
	SFLP ODR register
	SFLP_ODR register description
	FSM_ODR register
	FSM_ODR register description
	MLC_ODR register
	MLC_ODR register description
	STEP COUNTER L register
	STEP_COUNTER_L register description
	STEP_COUNTER_H register
	STEP_COUNTER_H register description
	EMB_FUNC_SRC register
	EMB_FUNC_SRC register description
	EMB_FUNC_INIT_A register
	EMB_FUNC_INIT_A register description
	EMB_FUNC_INIT_B register
	EMB FUNC INIT B register description
	MLC1_SRC register
	MLC1_SRC register description
	MLC2_SRC register
Table 255.	MLC2_SRC register description
	MLC3_SRC register
Table 257.	MLC3_SRC register description
Table 258.	MLC4_SRC register
Table 259.	MLC4_SRC register description
Table 260.	Register address map - embedded advanced features page 0
Table 261.	Register address map - embedded advanced features page 1
Table 262.	SFLP_GAME_GBIASX_L register
Table 263.	SFLP_GAME_GBIASX_L register description
	SFLP_GAME_GBIASX_H register
Table 265.	SFLP_GAME_GBIASX_H register description
	SFLP_GAME_GBIASY_L register
	SFLP_GAME_GBIASY_L register description
	SFLP_GAME_GBIASY_H register
	SFLP_GAME_GBIASY_H register description
	SFLP_GAME_GBIASZ_L register
	SFLP_GAME_GBIASZ_L register description
	SFLP_GAME_GBIASZ_H register
Table 273	SFLP_GAME_GBIASZ_H register description



Table 274.	FSM_BIO_SENSITIVITY_L register	6
Table 275.	FSM_BIO_SENSITIVITY_L register description	6
Table 276.	FSM_BIO_SENSITIVITY_H register	6
Table 277.	FSM_BIO_SENSITIVITY_H register description	6
Table 278.	FSM_LC_TIMEOUT_L register	7
Table 279.	FSM_LC_TIMEOUT_L register description	7
Table 280.	FSM_LC_TIMEOUT_H register	7
Table 281.	FSM_LC_TIMEOUT_H register description	7
Table 282.	FSM_PROGRAMS register	7
Table 283.	FSM_PROGRAMS register description	7
Table 284.	FSM_START_ADD_L register	8
Table 285.	FSM_START_ADD_L register description	8
Table 286.	FSM_START_ADD_H register	8
Table 287.	FSM_START_ADD_H register description	8
Table 288.	PEDO_CMD_REG register	8
Table 289.	PEDO_CMD_REG register description	8
Table 290.	PEDO_DEB_STEPS_CONF register	9
Table 291.	PEDO_DEB_STEPS_CONF register description	9
Table 292.	PEDO_SC_DELTAT_L register	9
Table 293.	PEDO_SC_DELTAT_H register	9
Table 294.	PEDO_SC_DELTAT_H/L register description	9
Table 295.	MLC_BIO_SENSITIVITY_L register	20
Table 296.	MLC_BIO_SENSITIVITY_L register description	20
Table 297.	MLC_BIO_SENSITIVITY_H register	20
Table 298.	MLC_BIO_SENSITIVITY_H register description	20
Table 299.	Reel dimensions for carrier tape of LGA-14 package 12	:4
Table 300.	Document revision history	25



List of figures

Figure 1.	Pin connections	. 3
Figure 2.	Single-channel mode (XL_DualC_EN = 0)	. 7
Figure 3.	Dual-channel mode (XL_DualC_EN = 1)	. 7
Figure 4.	Block diagram of filters	. 8
Figure 5.	Accelerometer UI chain	9
Figure 6.	Accelerometer composite filter	9
Figure 7.	Gyroscope digital chain	10
Figure 8.	SPI target timing in mode 0	18
Figure 9.	SPI target timing in mode 3	19
Figure 10.	I ² C target timing diagram	20
Figure 11.	Read and write protocol (in mode 3)	26
Figure 12.	SPI read protocol (in mode 3)	27
Figure 13.	Multiple byte SPI read protocol (2-byte example) (in mode 3)	27
Figure 14.	SPI write protocol (in mode 3)	
Figure 15.	Multiple byte SPI write protocol (2-byte example) (in mode 3)	28
Figure 16.	SPI read protocol in 3-wire mode (in mode 3)	28
Figure 17.	ST1VAFE6AX electrical connections	31
Figure 18.	ST1VAFE6AX electrical connections	32
Figure 19.	vAFE external connections to pin 6, 9 (vAFE input)	33
Figure 20.	Four-stage pedometer algorithm	35
Figure 21.	Generic state machine	36
Figure 22.	State machine in the ST1VAFE6AX	36
Figure 23.	Machine learning core in the ST1VAFE6AX	37
Figure 24.	Accelerometer block diagram	58
Figure 25.	LGA-14L 2.5 x 3.0 x 0.74 mm package outline and mechanical data 12	22
Figure 26.	Carrier tape information for LGA-14 package 12	
Figure 27.	LGA-14 package orientation in carrier tape	23
Figure 28.	Reel information for carrier tape of LGA-14 package 12	24

IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved