Design HB2 EBV

Reference Design Details

Design Hub

Search Reference Designs
Sub Navigation
网页内容查看器
This is a toast message

VCU118 - XLX Virtex UltraScale+ FPGA Evaluation Kit

Is the ideal development environment for evaluating the cutting edge Virtex UltraScale+ FPGAs.
CATEGORY
Connectivity & communications,Aerospace & defense,Interconnect Passives & Electromechanical,Data center,Internet of Things
CREATED DATE:
Viewed 111 times
Bookmark
PCIe Port
PCIe Port
Clock Generator
 Clock Generator
DDR4 4Gb
DDR4 4Gb
DDR4 Termination
DDR4 Termination
FPGA Virtex UltraScale+
FPGA Virtex UltraScale+
Serial NOR
Serial NOR
RLDRAM 576Mb
RLDRAM 576Mb
DDR4 4Gb
DDR4 4Gb
DDR4 Termination
DDR4 Termination
DDR Termination
DDR Termination
Receptacle Micro-USB B Conn
Receptacle Micro-USB B  Conn
PCIe Connector
PCIe Connector
PMOD Connector
PMOD Connector
SFP+ Connector
SFP+ Connector
SFP+ Connector
SFP+ Connector
FMC Connector
FMC Connector
--Clock Buffer
Clock Buffer
---Timing
Timing
Power
Power
Clock Buffer 1:2
Clock Buffer 1:2
Fiber Optic Transceiver
Fiber Optic Transceiver
Clock Generator
Clock Generator
Ethernet PHY
Ethernet PHY
Interface Bridge
Interface Bridge
ESD Diode
ESD Diode
-----ESD Diode
ESD Diode
-Oscillator
Oscillator
Fiber Optic Transceiver
Fiber Optic Transceiver
---RJ45
RJ45
Interface Bridge
Interface Bridge
JTAG
JTAG
SoC Zynq 7000 Artix Devices
SoC Zynq 7000 Artix Devices
Input/Touch Sensing
Input/Touch Sensing
Display
Display
---Timing
Timing
Power
Power
--

Would you like this design to be modifiable in the future?



PARTS IN DESIGN / BOM BY STORE

Grayed out parts are unavailable for purchase on EBV Elektronik.

The displayed part lists is a small subset of the complete BOM.


MFGR PART# BLK NM

×
Modify Design

We will notify the design team. Visit the "My Designs" tab for updates when the design is available to modify. Thank you.

×
Bookmark Design

x
Remove Bookmark

Are you sure you want to remove this bookmark?

x
Request to Bookmark

Sign in to bookmark

av-dh-disclaimer-ebv

IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY.  SEE LEGAL NOTICES | AVNET EMEA FOR ADDITIONAL INFORMATION.

Related Designs Portlet
此 portlet 不可用。
DH Related Articles Menu
 
VCU118 - XLX Virtex UltraScale+ FPGA Evaluation Kit