Design HB2 Silica

Reference Design Details

Design Hub

Search Reference Designs
SubNav - Design Hub
Avn Token Portlet
Script Application

Gen5 PCIe Switches Block Diagram based on Broadcom Solution

Reference design based on the new PCIe Gen 5.0 series of switches, built with Broadcom industry-leading 32GT/s PCIe SerDes. It delivers a drastic improvement in power-per-Gigabyte of data transfer over previous generations and consumes less than half the power of Gen 5.0 switch alternatives.
CATEGORY
Connectivity & communications,Data center
CREATED DATE:
Viewed times
Ethernet PHYEthernet ConnectorPCIe ConnectorPCIe ConnectorPCIe ConnectorPCIe ConnectorPCIe ConnectorWire to Board ConnectorSocket ConnectorFlash MemoryFlash MemoryMultiplexerBufferClock GeneratorPCIe SwitchLevel TranslatorRS-232 TransceiverHeader ConnectorHeader ConnectorHeader ConnectorDC to DC ConverterDC to DC ConverterSmart Power StageDC to DC Controller1.8V at 1A            1.25V at 17A               0.8V at 67A              SPI2x TTL UARTI2C (1.8V)RS-232RS-232HCSLOff-board Clock Source

Would you like this design to be modifiable in the future?



PARTS IN DESIGN / BOM BY STORE

Grayed out parts are unavailable for purchase on Avnet Silica.

The displayed part lists is a small subset of the complete BOM.


MFGR PART# BLK NM

×
Modify Design

We will notify the design team. Visit the "My Designs" tab for updates when the design is available to modify. Thank you.

av-dh-disclaimer-silica

IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY.  SEE LEGAL NOTICES | AVNET EMEA FOR ADDITIONAL INFORMATION.

DH Related Designs Menu
 
Gen5 PCIe Switches Block Diagram based on Broadcom Solution
 
DH Related Events Menu